

SH1106

132 X 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller

Row re-mapping and column re-mapping (ADC)

Programmable Internal charge pump circuit output

VDD1=0V, VDD2=3.0V - 4.2V: $<5\mu A$

VDD1,2=0V, VPP=3.0V - 4.2V: <5µA

Available in COG form, thickness: 300μm

■ Wide range of operating temperatures: -40 to +85°C

256-step contrast control on monochrome passive OLED

Vertical scrolling

On-chip oscillator

Low power consumption

Sleep mode: <5µA

panel

Preliminary

Features

- Support maximum 132 X 64 dot matrix panel
- Embedded 132 X 64 bits SRAM
- Operating voltage:
 - Logic voltage supply: VDD1 = 1.65V 3.5V
 - DC-DC voltage supply: VDD2 = 3.0V 4.2V
- OLED Operating voltage supply: External VPP supply = 7.0V - 13.0V Internal VPP generator = 7.4V - 9.0V
- Maximum segment output current: 200μA
- Maximum common sink current: 27mA
- 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, 3-wire & 4-wire serial peripheral interface, 400KHz fast I²C bus interface
- Programmable frame frequency and multiplexing ratio


General Description

SH1106 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. SH1106 consists of 132 segments, 64 commons that can support a maximum display resolution of 132 X 64. It is designed for Common Cathode type OLED panel.

SH1106 embeds with contrast control, display RAM oscillator and efficient DC-DC converter, which reduces the number of external components and power consumption. SH1106 is suitable for a wide range of compact portable applications, such as sub-display of mobile phone, calculator and MP3 player, etc.




Block Diagram





Pad Configuration (TBD)



Chip Outline Dimensions

| ltem | Pad No. | Size | (µm) |] |
|---------------|----------|------|------|-----|
| | | X | Y | |
| Chip boundary | - | 5060 | 814 | • 7 |
| Chip height | All pads | 3 | 00 | |
| | I/O | 40 | 80 | |
| | SEG | 15 | 110 | |
| | СОМ | 15 | 110 | |
| Bump size | COM36~63 | 15 | 110 | |
| | COM0~35 | 110 | 15 | |
| | | | | |
| | | | | |
| Pad pitch | СОМ | 3 | | |
| | SEG | 30 | 0.75 | |
| | I/O | 5 | 55 | |
| Bump height | All pads | 9 | ±2 |] |



1

Pad Description

Power Supply

| Pad No. | Symbol | I/O | Description |
|---------|------------|--------|---|
| | VDD1 | Supply | Power supply input: 1.65 - 3.5V |
| | VDD1 | Supply | Power supply output for pad option: 1.65 - 3.5V |
| | VDD2 | Supply | 3.0 – 4.2V power supply pad for Power supply for charge pump circuit. This pin can be disconnected or connect to V DD1 when VPP is supplied externally |
| | Vss | Supply | Ground. |
| | Vss | Supply | Ground output for pad option. |
| | Vsl | Supply | This is a segment voltage reference pad. This pad should be connected to V ss externally. |
| | VcL Supply | | This is a common voltage reference pad. This pad should be connected to V ss externally. |

OLED Driver Supplies

| | 1 | | |
|---------|-------------|-----|--|
| Pad No. | Symbol | I/O | Description |
| | IREF | 0 | This is a segment current reference pad. A resistor should be connected between this pad and Vss. Set the current at 10μ A. |
| | Vсомн | 0 | This is a pad for the voltage output high level for common signals. A capacitor should be connected between this pad and Vss. |
| | VBREF | 0 | This is an internal voltage reference pad for booster circuit. Keep floating. |
| | VPP | P | OLED panel power supply. Generated by internal charge pump. Connect to capacitor. It could be supplied externally. |
| | C1N, C1P | P | Connect to charge pump capacitor. These pins are not used and should be disconnedted when Vpp is supplied externally. |
| 4 | C2P, C2N | Ρ | Connect to charge pump capacitor. These pins are not used and should be disconnedted when Vpp is supplied externally. |



System Bus Connection Pads

| Pad No. | Symbol | I/O | Description | | | | | | | | |
|---------|-------------|-----|--|--|--|--|--|--|--|--|--|
| | CL | I/O | This pad is the system clock input. When internal clock is enabled, this pad should be Left open. The internal clock is output from this pad. When internal oscillator is disabled, this pad receives display clock signal from external clock source. | | | | | | | | |
| | CLS | I | This is the internal clock enable pad. CLS = "H": Internal oscillator circuit is enabled. CLS = "L": Internal oscillator circuit is disabled (requires external input). When CLS = "L", an external clock source must be connected to the CL pad f normal operation. | | | | | | | | |
| | IMO IM1 | | These are the MPU interface mode select pads. 8080 1 ² C 6800 4-wire SPI 3-wire SPI IM0 0 0 0 1 | | | | | | | | |
| | IM2 | | IM1 1 0 0 0 IM2 1 0 1 0 0 0 | | | | | | | | |
| | CS | I | This pad is the chip select input. When $\overline{CS} = "L"$, then the chip select becomes active, and data/command I/O is enabled. | | | | | | | | |
| | RES | | This is a reset signal input pad. When RES is set to "L", the settings are initialized. The reset operation is performed by the RES signal level. | | | | | | | | |
| | | | This is the Data/Command control pad that determines whether the data bits are data or a command. A0 = "H": the inputs at D0 to D7 are treated as display data. A0 = "L": the inputs at D0 to D7 are transferred to the command registers. In I ² C interface, this pad serves as SA0 to distinguish the different address of OLED driver. | | | | | | | | |
| | WR (R/W) | I | This is a MPU interface input pad. When connected to an 8080 MPU, this is active LOW. This pad connects to the 8080 MPU \overline{WR} signal. The signals on the data bus are latched at the rising edge of the \overline{WR} signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When $R/\overline{W} = "H"$: Read. When $R/\overline{W} = "L"$: Write. | | | | | | | | |



SH1106

| | | | This is a MPU interface input pad. When connected to an 8080 series MPU, it is active LOW. This pad is connected |
|---------------|------------------------------|-----------------|---|
| | RD (E) | I | to the $\overline{\text{RD}}$ signal of the 8080 series MPU, and the SH1106 data bus is in an output status when this signal is "L". When connected to a 6800 series MPU, this is active HIGH. This is used as an enable clock |
| | | | input of the 6800 series MPU. |
| | | | When \overline{RD} = "H": Enable. |
| | | | When \overline{RD} = "L": Disable. |
| | | | This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. |
| | D0 - D7 (SCL) (SI/SDA) | I/O I I/O | When the serial interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SI). At this time, D2 to D7 are set to high impedance. |
| | (31/304) | 1/0 | When the I ² C interface is selected, then D0 serves as the serial clock input pad (SCL) and D1 serves as the serial data input pad (SDAI). At this time, D2 to D7 are set to high impedance. |
| OLED Drive Pa | ads | | |
| Pad No. | Symbol | I/O | Description |
| | COM0,2, - 60, 62 | 0 | These pads are even Common signal output for OLED display. |
| | СОМ1,3 | 0 | These pads are odd Common signal output for OLED display |

| | -61,63 | | These pads are odd Common signal output for OLED display. |
|-----------|----------------|---|---|
| | SEG0 - 131 🗾 O |) | These pads are Segment signal output for OLED display. |
| Test Pads | | | |

| Pad No. | Symbol 1/0 | | Description | | | | |
|---------|------------|---|---|--|--|--|--|
| | TEST1 | Ι | est pad, internal pull low, no connection for user. | | | | |
| | TEST2 | Ι | Test pad. No connection for user. | | | | |
| | TEST3 | Ι | Test pad. No connection for user. | | | | |
| | Dummy | - | These pads are not used. Keep floating. | | | | |



Functional Description

Microprocessor Interface Selection

The 8080-Parallel Interface, 6800-Parallel Interface, Serial Interface (SPI) or I²C Interface can be selected by different selections of IM0~2 as shown in Table 1.

| | C | Confi | g | Data signal | | | | | | Control signal | | | | | | |
|------------------|------------------|-------|-----|-------------|-------------------|------|-----|----|----|----------------|-----|----------|------------------|----|-----|-----|
| Interface | <mark>IM0</mark> | IM1 | IM2 | D7 | D7 D6 D5 D4 D3 D2 | | | | | D1 | D0 | E/RD | WR | CS | A0 | RES |
| 6800 | 0 | 0 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Е | R/\overline{W} | CS | A0 | RES |
| 8080 | 0 | 1 | 1 | D7 | D7 D6 D5 D4 D3 D2 | | | | | D1 | D0 | RD | WR | CS | A0 | RES |
| 4-Wire SPI | 0 | 0 | 0 | | | Pull | Low | | | SI | SCL | Pull Low | | | A0 | RES |
| 3-Wire SPI | - | 0 | 0 | | Pull Low | | | | | | SCL | Pull Low | | | | RES |
| l ² C | 0 | 1 | 0 | | Pull Low | | | | | | SCL | Pull Low | | | SA0 | RES |

Table. 1

6800-series Parallel Interface

The parallel interface consists of 8 bi-directional data pads (D7-D0), $\overline{WR} (R/\overline{W})$, $\overline{RD} (E)$, A0 and \overline{CS} . When $\overline{WR} (R/\overline{W}) =$ "H", read operation from the display RAM or the status register occurs. When $\overline{WR} (R/\overline{W}) =$ "L", Write operation to display data RAM or internal command registers occurs, depending on the status of A0 input. The \overline{RD} (E) input serves as data latch signal (clock) when it is "H", provided that $\overline{CS} =$ "L" as shown in Table. 2.

| IM0 | IM1 | IM2 | Туре | | CS | A 0 | RD | WR | D0 to D7 |
|-----|-----|-----|-------------------------|--|----|------------------|----|-----|----------|
| 0 | 0 | 1 | 6800 microprocessor bus | | CS | <mark>A</mark> 0 | E | R/W | D0 to D7 |

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing are internally performed, which require the insertion of a dummy read before the first actual display data read. This is shown in Figure. 1 below.




Figure. 1



8080-series Parallel Interface

The parallel interface consists of 8 bi-directional data pads (D7-D0), $\overline{WR} (R/\overline{W})$, \overline{RD} (E), A0 and \overline{CS} . The \overline{RD} (E) input serves as data read latch signal (clock) when it is "L" provided that $\overline{CS} =$ "L". Display data or status register read is controlled by A0 signal. The $\overline{WR} (R/\overline{W})$ input serves as data write latch signal (clock) when it is "L" and provided that $\overline{CS} =$ "L". Display data or command register write is controlled by A0 as shown in Table. 3.

| Table. | 3 |
|--------|---|
|--------|---|

| IMO | IM1 | IM2 | Туре | CS | A0 | RD | WR | D0 to D7 |
|-----|-----|-----|-------------------------|----|----|----|----|----------|
| 0 | 1 | 1 | 8080 microprocessor bus | CS | A0 | RD | WR | D0 to D7 |

Similar to 6800-series interface, a dummy read is also required before the first actual display data read.

Data Bus Signals

The SH1106 identifies the data bus signal according to A0, \overline{RD} (E) and \overline{WR} (R/\overline{W}) signals.

| | | | | Table. 4 |
|--------|----------------|----------|--------|---|
| Common | 6800 processor | 8080 pro | cessor | - Function |
| A0 | (R/W) | RD | WR | |
| 1 | 1 | 0 | 1 | Reads display data. |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | - | 1 | 0 | Writes control data in internal register, (Command) |
| | PK | | | |

Table 4



•


4 Wire Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SI, A0 and \overline{CS} . SI is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... and D0. A0 is sampled on every eighth clock and the data byte in the shift register is written to the display data RAM (A0=1) or command register (A0=0) in the same clock. See Figure. 2.

| | Table. 5 | | | | | | | | | | |
|-----|----------|-----|------------|----------|----|----|----|-----|----|----------|--|
| IMO | IM1 | IM2 | Туре | CS | A0 | RD | WR | D0 | D1 | D2 to D7 | |
| 0 | 0 | 0 | 4-wire SPI | Pull Low | A0 | - | - | SCL | SI | (HZ) | |

Note: "-" and Hz pin Must always be HIGH or LOW.

CS signal could always pull low in SPI-bus application.





3 Wire Serial Interface (3-wire SPI)


The 3 wire serial interface consists of serial clock SCL, serial data SI, and \overline{CS} . SI is shifted into an 9-bit shift register on every rising edge of SCL in the order of D/\overline{C} , D7, D6, ... and D0. The D/\overline{C} bit (first of the 9 bit) will determine the transferred data is written to the display data RAM (D/\overline{C} =1) or command register (D/\overline{C} =0).

| Table. 6 |
|----------|
| |

| IMO | IM1 | IM2 | Туре | CS | A0 | RD | WR | D0 | D1 | D2 to D7 |
|-----|-----|-----|------------|----------|----------|----|----|-----|----|----------|
| 1 | 0 | 0 | 3-wire SPI | Pull Low | Pull Low | - | - | SCL | SI | (HZ) |

Note: "-" and Hz pin Must always be HIGH or LOW.

CS signal could always pull low in SPI-bus application.



I²C-bus Interface

The SH1106 can transfer data via a standard I²C-bus and has slave mode only in communication. The command or RAM data can be written into the chip and the status and RAM data can be read out of the chip.

| <mark>IM0</mark> | IM1 | IM2 | Туре | CS | A0 | RD | WR | D0 | D1 | D2 to D7 |
|------------------|-----|-----|----------------------------|----------|-----|----|----|-----|-----|----------|
| 0 | 1 | 0 | I ² C Interface | Pull Low | SA0 | - | - | SCL | SDA | (HZ) |

Note: "-" and Hz pin Must always be HIGH or LOW.

CS signal could always pull low in I²C-bus application.

Characteristics of the l²C-bus

The I^2 C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

Note: The positive supply of pull-up resistor must equal to the value of VDD1.



Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.





Figure. 3 Bit Transfer

Start and Stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).



- Transmitter: The device that sends the data to the bus.
- Receiver. The device that receives the data from the bus.
- Master: The device that initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-Master: More than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.





Figure. 5 System configuration



Acknowledge

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Protocol

The SH1106 supports both read and write access. The R/W bit is part of the slave address. Before any data is transmitted on the I²C-bus, the device that should respond is addressed first. Two 7-bit slave addresses (0111100 and 0111101) are reserved for the SH1106. The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD1). The I²C-bus protocol is illustrated in Fig.7. The sequence is initiated with a START condition (S) from the I²C-bus master that is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the ²C-bus transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and D/\overline{C} (note1), plus a data byte (see Fig.7). The last control byte is tagged with a cleared most significant bit, the continuation bit Co. After a control byte with a cleared Co-bit, only data bytes will follow. The state of the D/C-bit defines whether the data-byte is interpreted as a command or as RAM-data. The control and data bytes are also acknowledged by all addressed slaves on the bus. After the last control byte, depending on the D/\overline{C} bit setting, either a series of display data bytes or command data bytes may follow. If the D/\overline{C} bit was set to '1', these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended SH1106 device. If the D/\overline{C} bit of the last control byte was set to '0', these command bytes will be decoded and the setting of the device will be changed according to the received commands. The acknowledgement after each byte is made only by the addressed slave. At the end of the transmission the l²C-bus master issues a stop condition (P). If the R/\overline{W} bit is set to one in the slave-address, the chip will output data immediately after the slave-address according to the D/\overline{C} bit, which was sent during the last write access. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.



SH1106



This module determines whether the input data is interpreted as data or command. When A0 = "H", the inputs at D7 - D0 are interpreted as data and be written to display RAM. When A0 = "L", the inputs at D7 - D0 are interpreted as command, they will be decoded and be written to the corresponding command registers.

Display Data RAM

The Display Data RAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132 X 64 bits.

For mechanical flexibility, re-mapping on both segment and common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display.



The Page Address Circuit

As shown in Figure. 8, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.

The Column Address

As shown in Figure. 8, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/ write command. This allows the MPU display data to be accessed continuously. Because the column address is independent of the page address, when moving, for example, from page0 column 83H to page 1 column 00H, it is necessary to re-specify both the page address and the column address.

Furthermore, as shown in Table. 7, the Column re-mapping (ADC) command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the OLED module is assembled can be minimized.

| | Table | 9. 7 | | _ |
|----------------|----------|----------------|----------|---|
| Segment Output | SEG0 | | SEG131 | |
| ADC "0" | 0 (H) → | Column Address | → 83 (H) | |
| ADC "1" | 83 (H) ← | Column Address | ← 0 (H) | |

The Line Address Circuit

The line address circuit, as shown in Figure. 8, specifies the line address relating to the common output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output for SH1106, when the common output mode is reversed. The display area is a 64-line area for the SH1106 from the display start line address.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. that can be performed relationship between display data RAM and address (if initial display line is 1DH).







Figure. 8



The Oscillator Circuit

This is a RC type oscillator (Figure. 9) that produces the display clock. The oscillator circuit is only enabled when CLS = "H". When CLS = "L", the oscillation stops and the display clock is inputted through the CL terminal.









Charge Pump Regulator

This block accompanying only 2 external capacitors, is used to generate a 9.0V voltage for OLED panel. This regulator can be turned ON/OFF by software command 8Bh setting.

Charge Pump output voltage control

This block is used to set the voltage value of charger pump output. The driving voltage can be adjusted from 7.4V up to 9.0V. This used to meet different demand of the panel.

Current Control and Voltage Control

This block is used to derive the incoming power sources into different levels of internal use voltage and current. VPP and VDD2 are external power supplies. IREF is a reference current source for segment current drivers.

Common Drivers/Segment Drivers

Segment drivers deliver 132 current sources to drive OLED panel. The driving current can be adjusted up to 320µA with 256 steps. Common drivers generate voltage scanning pulses.

Reset Circuit

When the RES input falls to "L", these reenter their default state. The default settings are shown below:

- 1. Display is OFF. Common and segment are in high impedance state.
- 2. 132 X 64 Display mode.

3. Normal segment and display data column address and row address mapping (SEG0 is mapped to column address 00H and

- COM0 mapped to row address 00H).
- 4. Shift register data clear in serial interface.
- 5. Display start line is set at display RAM line address 00H.
- 6. Column address counter is set at 0.
- 7. Normal scanning direction of the common outputs.
- 8. Contrast control register is set at 80H.
- 9. Internal DC-DC is selected.



Commands

The SH1106 uses a combination of A0, $\overline{\text{RD}}$ (E) and $\overline{\text{WR}}$ ($\overline{\text{R/W}}$) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to

the RD pad and a write status when a low pulse is input to the WR pad. The 6800 series microprocessor interface enters a

read status when a high pulse is input to the R/\overline{W} pad and a write status when a low pulse is input to this pad. When a high pulse is input to the E pad, the command is activated. (For timing, see AC Characteristics.). Accordingly, in the command

explanation and command table, \overline{RD} (E) becomes 1(HIGH) when the 6800 series microprocessor interface reads status of display data. This is an only different point from the 8080 series microprocessor interface.


Taking the 8080 series, microprocessor interface as an example command will explain below.

When the serial interface is selected, input data starting from D7 in sequence.

Command Set

- 1. Set Lower Column Address: (00H 0FH)
- 2. Set Higher Column Address: (10H 1FH)

Specifies column address of display RAM. Divide the column address into 4 higher bits and 4 lower bits. Set each of them into successions. When the microprocessor repeats to access to the display RAM, the column address counter is incremented during each access until address 132 is accessed. The page address is not changed during this time.



Note: Don't use any commands not mentioned above.

3. Set Pump voltage value: (30H~33H)

Specifies output voltage (VPP) of the internal charger pump.

| AO | ш <mark>р</mark> | R/W WR | D7 | <mark>D6</mark> | D5 | <mark>D4</mark> | <mark>D3</mark> | D2 | D1 | <mark>D0</mark> |
|----|------------------|-----------|----|-----------------|----|-----------------|-----------------|----|-----------------|-----------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | <mark>A1</mark> | <mark>A0</mark> |

| <mark>A1</mark> | <mark>A0</mark> | Pump output voltage (V PP) |
|-----------------|-----------------|------------------------------------|
| 0 | 0 | 7.4 (Power on) |
| 0 | 1 | 8.0 |
| 1 | 0 | <mark>8.4</mark> |
| <mark>1</mark> | 1 | <mark>9.0</mark> |



4. Set Display Start Line: (40H - 7FH)

Specifies line address (refer to Figure. 8) to determine the initial display line or COM0. The RAM display data becomes the top line of OLED screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

| A0 | E RD | R/\overline{W} \overline{WR} | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-------------------------------------|-------|----|--------------|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 1 | A5 | A4 | A3 | A2 | A1 | A0 |
| | | | | | | | | | | |
| A5 | A4 A | A3 A2 | A1 A0 | | Line address | | | | | |
| 0 | 0 | 0 0 | | 0 | | 0 | | (|) | |
| 0 | 0 | 0 0 | | 0 | 1 | | | | 1 | |
| | | : | | | | | | : | : | |
| 1 | 1 | 1 1 | | 1 | 0 62 | | 2 | | | |
| 1 | 1 | 1 1 | | 1 | | 1 | | 6 | 3 | |

5. Set Contrast Control Register: (Double Bytes Command)

This command is to set contrast setting of the display. The chip has 256 contrast steps from 00 to FF. The segment output current increases as the contrast step value increases.

Segment output current setting: ISEG = $\alpha/256$ X IREF X scale factor

Where: α is contrast step; IREF is reference current equals 10µA; Scale factor = 32.

■ The Contrast Control Mode Set: (81H)

When this command is input, the contrast data register set command becomes enabled. Once the contrast control mode has been set, no other command except for the contrast data register command can be used. Once the contrast data set command has been used to set data into the register, then the contrast control mode is released.

| AO | E RD | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|---|----|----|----|----|----|----|----|----|
| 0 | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Contrast Data Register Set: (00H - FFH)

By using this command to set eight bits of data to the contrast data register; the OLED segment output assumes one of the 256 current levels.

When this command is input, the contrast control mode is released after the contrast data register has been set.

| A0 | $\frac{E}{RD}$ | R/\overline{W} \overline{WR} | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | ISEG |
|----|----------------|-------------------------------------|----|----|----|----|----|----|----|----|-------|
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Small |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| 0 | 1 | 0 | | | | | : | | | | : |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | POR |
| 0 | 1 | 0 | | | | | : | | | | : |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Large |

When the contrast control function is not used, set the D7 - D0 to 1000,0000.



6. Set Segment Re-map: (A0H - A1H)

Change the relationship between RAM column address and segment driver. The order of segment driver output pads can be reversed by software. This allows flexible IC layout during OLED module assembly. For details, refer to the column address section of Figure. 8. When display data is written or read, the column address is incremented by 1 as shown in Figure. 1.

| A0 | | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|----------------|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | ADC |


When ADC = "L", the right rotates (normal direction). (POR)

When ADC = "H", the left rotates (reverse direction).

7. Set Entire Display OFF/ON: (A4H - A5H)

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held.

This command has priority over the normal/reverse display command.





9 Set Multiplex Ration: (Double Bytes Command)

This command switches default 64 multiplex modes to any multiplex ratio from 1 to 64. The output pads COM0-COM63 will be switched to corresponding common signal.

Multiplex Ration Mode Set: (A8H)

| A0 | E RD | R/\overline{W} \overline{WR} | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-------------------------------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

Multiplex Ration Data Set: (00H - 3FH)

| A0 | $\frac{E}{RD}$ | R/\overline{W} | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Multiplex Ratio |
|----|----------------|------------------|----|----|----|----|----|----|----|----|-----------------|
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | | | | | : | | | | : |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 0 | 63 |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 1 | 64 (POR) |

10. Set DC-DC OFF/ON: (Double Bytes Command)

This command is to control the DC-DC voltage converter. The converter will be turned on by issuing this command then display ON command. The panel display must be off while issuing this command.

DC-DC Control Mode Set: (ADH)

| 49 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |

DC-DC ON/OFF Mode Set: (8AH - 8BH)

| AO | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | D |

When $D = 2^{\circ}$, DC-DC is disable.

When D = "H", DC-DC will be turned on when display on. (POR)

Table. 8

| DC-DC STATUS | DISPLAY ON/OFF STATUS | Description |
|--------------|-----------------------|---|
| 0 | 0 | Sleep mode |
| 0 | 1 | External VPP must be used. |
| 1 | 0 | Sleep mode |
| 1 | 1 | Built-in DC-DC is used, Normal Display |



11. Display OFF/ON: (AEH - AFH)

Alternatively turns the display on and off.

| A0 | E RD | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

When D = "L", Display OFF OLED. (POR)

When D = "H", Display ON OLED.

When the display OFF command is executed, power saver mode will be entered.

Sleep mode:

This mode stops every operation of the OLED display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:

- 1) Stops the oscillator circuit and DC-DC circuit.
- 2) Stops the OLED drive and outputs HZ as the segment/common driver output.
- 3) Holds the display data and operation mode provided before the start of the sleep mode.
- 4) The MPU can access to the built-in display RAM.

12. Set Page Address: (B0H - B7H)

Specifies page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed.

| | A0 | E RD | R/W WR | D6 D5 | D4 | D3 D2 | D1 D0 |
|---|----|---------|-----------|-------|----|--------|--------|
| | | 1 | 0 1 | 0 1 | 1 | A3 A2 | A1 A0 |
| 1 | | | | | | | |
| | A3 | A2 | A1 | Ao | | Page a | ddress |
| | 0 | | | 0 | | C |) |
| | 0 | | 0 | 1 | | 1 | |
| | 0 | 0 | 1 | 0 | | 2 | |
| | 0 | 0 | 1 | 1 | | 3 | 5 |
| - | 0 | 1 | 0 | 0 | | 4 | |
| | 0 | 1 | 0 | 1 | | 5 | 5 |
| | 0 | 1 | 1 | 0 | | 6 | ; |
| | 0 | 1 | 1 | 1 | | 7 | , |

Note: Don't use any commands not mentioned above for user.



13. Set Common Output Scan Direction: (C0H - C8H)

This command sets the scan direction of the common output allowing layout flexibility in OLED module design. In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will be vertically flipped.


| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | * | * | * |

When D = "L", Scan from COM0 to COM [N -1]. (POR)

When D = "H", Scan from COM [N -1] to COM0.

14. Set Display Offset: (Double Bytes Command)

This is a double byte command. The next command specifies the mapping of display start line to one of COM0-63 (it is assumed that COM0 is the display start line, that equals to 0). For example, to move the COM16 towards the COM0 direction for 16 lines, the 6-bit data in the second byte should be given by 010000. To move in the opposite direction by 16 lines, the 6-bit data should be given by (64-16), so the second byte should be 100000.





15. Set Display Clock Divide Ratio/Oscillator Frequency: (Double Bytes Command)

This command is used to set the frequency of the internal display clocks (DCLKs). It is defined as the divide ratio (Value from 1 to 16) used to divide the oscillator frequency. POR is 1. Frame frequency is determined by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency.


■ Divide Ratio/Oscillator Frequency Mode Set: (D5H)

| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |


■ Divide Ratio/Oscillator Frequency Data Set: (00H - 3FH)

| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | A7 | A6 | A5 | A4 | Аз | A2 | A1 | Ao |

A3 - A0 defines the divide ration of the display clocks (DCLK). Divide Ration = A[3:0]+1.



A7 - A4 sets the oscillator frequency. Oscillator frequency increase with the value of A[7:4] and vice versa.





16. Set Dis-charge/Pre-charge Period: (Double Bytes Command)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK. POR is 2 DCLKs.


■ Pre-charge Period Mode Set: (D9H)

| A0 | | R/\overline{W} WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|------------------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |

■ Dis-charge/Pre-charge Period Data Set: (00H - FFH)

| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | A7 | A6 | A5 | A4 | Аз | A2 | A1 | Ao |

Pre-charge Period Adjust: (A3 - A0)



17. Set Common pads hardware configuration: (Double Bytes Command) This command is to set the common signals pad configuration (sequential or alternative) to match the OLED panel hardware layout

Common Pads Hardware Configuration Mode Set: (DAH)

| A0 | E RD | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|----------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |

■ Sequential/Alternative Mode Set: (02H - 12H)

| A0 | E RD | R/\overline{W} \overline{WR} | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------------------|---|-------------------------------------|--|--|---|---|---|---|--|---|
| 0 | 1 | 0 | 0 | 0 | 0 | D | 0 | 0 | 1 | 0 |
| ", Sequential. | | | | | | | | | | |
| COM31 | , 30 - 1, 0 | SEGO |), 1 - 1 | 30, 13 | 1 | | СОМЗ | 2, 33 - | 62, 63 | 3 |
| I", Alternative. | (POR) | | | | | | | | | |
| COM62 | 2, 60 - 2, 0 | SEGO |), 1 - 1 | 30, 13 | 1 | | COM | 1, 3 - 6 | 61, 63 | |
| | 0 ", Sequential. COM31 ", Alternative. | AU RD 0 1 | AU RD WR 0 1 0 ", Sequential. COM31, 30 - 1, 0 SEG0 I", Alternative. (POR) Iternative. | A0 RD WR D7 0 1 0 0 ", Sequential. COM31, 30 - 1, 0 SEG0, 1 - 1 ", Alternative. (POR) Image: Complexity of the second | AU RD WR D7 D6 0 1 0 0 0 ", Sequential. COM31, 30 - 1, 0 SEG0, 1 - 130, 13 I", Alternative. (POR) Iternative. Iternative. | A0 RD WR D7 D6 D5 0 1 0 0 0 0 ", Sequential. COM31, 30 - 1, 0 SEG0, 1 - 130, 131 I", Alternative. (POR) | AU RD WR D7 D6 D5 D4 0 1 0 0 0 0 D ", Sequential. COM31, 30 - 1, 0 SEG0, 1 - 130, 131 ", Alternative. (POR) | A0 RD WR D7 D6 D5 D4 D3 0 1 0 0 0 0 D 0 | A0 RD WR D7 D6 D5 D4 D3 D2 0 1 0 0 0 0 D 0 | A0 RD WR D7 D6 D5 D4 D3 D2 D1 0 1 0 0 0 0 D 0 0 1 ", Sequential. COM31, 30 - 1, 0 SEG0, 1 - 130, 131 COM32, 33 - 62, 63 ", Alternative. (POR) Image: Colspan="5">Common colspan="5" |



18. Set VCOM Deselect Level: (Double Bytes Command)

This command is to set the common pad output voltage level at deselect stage.


VCOM Deselect Level Mode Set: (DBH)

| A0 | | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|----------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |

■ VCOM Deselect Level Data Set: (00H - FFH)

| A0 | E RD | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|----------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | A7 | A6 | A5 | A4 | Аз | A2 | A1 | Ao |

V**COM** = β X VREF = (0.430 + A[7:0] X 0.006415) X VREF






19. Read-Modify-Write: (E0H)

A pair of Read-Modify-Write and End commands must always be used. Once read-modify-write is issued, column address is not incremental by read display data command but incremental by write display data command only. It continues until End command is issued. When the End is issued, column address returns to the address when read-modify-write is issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| A0 | | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|----------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Cursor display sequence:





20. End: (EEH)

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write is issued.)

| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |




Figure. 11



Non-Operation Command.

| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

22. Write Display Data

Write 8-bit data in display RAM. As the column address is incremental by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A0 | E RD | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|---------------|----|----|----|----------|-------|----|----|----|
| 1 | 1 | 0 | | | V | /rite R/ | AM da | ta | | |

23. Read Status

| A0 | | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|---------------|------|--------|----|----|----|----|----|----|
| 0 | 0 | 1 | BUSY | ON/OFF | * | * | * | 0 | 0 | 0 |

BUSY:

SY: When high, the SH1106 is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.

ON/OFF: Indicates whether the display is on or off. When goes low the display turns on. When goes high, the display turns off. This is the opposite of Display ON/OFF command.

24. Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is increment by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address being setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

| 1 Read RAM data | AO | E RD | R WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------------|----|---------|------|----|----|----|-------|-------|----|----|----|
| | 1 | 0 | 1 | | | R | ead R | AM da | ta | | |



Command Table

| Command | | | | | | Code | | | | | | Function |
|--|----|----------------|------------|----------------|----|----------------|--------|----------|----------|--------|------------------|---|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| 1. Set Column Address 4 lower bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lowe | er colui | mn ado | dress | Sets 4 lower bits of column address of display RAM in register. (POR = 00H) |
| 2. Set Column Address 4 higher bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | High | er colu | mn ad | dress | Sets 4 higher bits of column address of display RAM in register. (POR = 10H) |
| Set Pump voltage value | 0 | <mark>1</mark> | 0 | <mark>0</mark> | O | <mark>1</mark> | 1 | 0 | 0 | volt | mp age lue | This command is to control the DC-DC voltage output value. (POR=30H) |
| 4. Set Display Start Line | 0 | 1 | 0 | 0 | 1 | | | Line a | ddress | | | Specifies RAM display line for COM0. (POR = 40H) |
| 5. The Contrast Control Mode Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | This command is to set Contrast Setting of the display. |
| Contrast Data Register Set | 0 | 1 | 0 | | | (| Contra | st Data | a | | - | The chip has 256 contrast steps from 00 to FF. (POR = 80H) |
| 6. Set Segment Re-map (ADC) | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | ADC | The right (0) or left (1) rotation. (POR = A0H) |
| 7. Set Entire Display OFF/ON | 0 | 1 | 0 | 1 | -9 | 1 | 0 | 0 | | 0 | D | Selects normal display (0) or Entire Display ON (1). (POR = A4H) |
| 8. Set Normal/ Reverse Display | 0 | 1 | 0 | 1 | o | 1 | 0 | 0 | 1 | | D | Normal indication (0) when low, but reverse indication (1) when high. (POR = A6H) |
| 9 Multiplex Ration Mode Set | 0 | 1 | o | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | This command switches default 63 multiplex mode to |
| Multiplex Ration Data Set | 0 | 1 | 1 0 | * | * | | N | Aultiple | ex Rati | 0 | | any multiplex ratio from 1 to 64. (POR = 3FH) |
| 10. DC-DC Control Mode Set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | This command is to control the DC-DC voltage DC-DC |
| DC-DC ON/OFF Mode Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | D | will be turned on when display on converter (1) or DC-DC OFF (0). (POR = 8BH) |



Command Table (Continued)

| Command | | | | | | Code | | | | | | Function |
|---|----|----|----|------|------------|---------|---------|--------|--------|---------|----|--|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| 11. Display OFF/ON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D | Turns on OLED panel (1) or turns off (0). (POR = AEH) |
| 12. Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | I | Page A | Address | 6 | Specifies page address to load display RAM data to page address register. (POR = B0H) |
| 13. Set Common Output Scan Direction | 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | * | * | * | Scan from COM0 to COM [N - 1] (0) or Scan from COM [N -1] to COM0 (1). (POR = C0H) |
| 14. Display Offset Mode Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | This is a double byte command which specifies |
| Display Offset Data Set | 0 | 1 | 0 | * | * | | | СС | Mx | | | the mapping of display start line to one of COM0-63. (POR = 00H) |
| 15. Set Display Divide Ratio/Oscillator Frequency Mode Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | This command is used to set the frequency of the internal display clocks. (POR = 50H) |
| Divide Ratio/Oscillator Frequency Data Set | 0 | 1 | 0 | Osc | illator | Freque | ency | | Divide | e Ratio | | |
| 16. Dis-charge / Pre-charge Period Mode Set | 0 | 1 | 0 | 1 | 1 | o | 1 | 1 | 0 | 9 | 1 | This command is used to set the duration of the dis-charge and pre-charge |
| Dis-charge /Pre-cha rge Period Data Set | 0 | 1 | 0 | Dis | s-char | ge Peri | iod | Pr | e-chan | ge Per | od | period. (POR = 22H) |
| 17. Common Pads Hardware Configuration Mode Set | 0 | 1 | 0 | | | 0 | 1 | 1 | 0 | 1 | 0 | This command is to set the common signals pad configuration. (POR = 12H) |
| Sequentia <mark>l/</mark> Alternat ive Mode <mark>S</mark> et | 0 | 1 | 0 | 0 | 0 | 0 | D | 0 | 0 | 1 | 0 | |
| 18. VCOM Deselect Level Mode Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | This command is to set the common pad output voltage |
| VCOM Deselect Level Data Set | 0 | 1 | 0 | | | VC | COM (| 3 X Vr | EF) | | | level at deselect stage. (POR = 35H) |
| 19. Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-Modify-Write start. |
| 20. End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-Modify-Write end. |
| 21. NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Non-Operation Command |
| 22. Write Display Data | 1 | 1 | 0 | | | ۷ | Vrite R | AM da | ta | | | |
| 23. Read Status | 0 | 0 | 1 | BUSY | ON/ OFF | * | * | * | 0 | 0 | 0 | |
| 24. Read Display Data | 1 | 0 | 1 | | | R | ead R | AM da | ta | | | |

Note: Do not use any other command, or the system malfunction may result.




Command Description

Instruction Setup: Reference


1. Power On and Initialization

1.1. When the built-in DC-DC pump power is being used immediately after turning on the power:






1.2. When the external DC-DC pump power is being used immediately after turning on the power:





2. Power Off





Absolute Maximum Rating*

| DC Supply Voltage (VDD1)0.3V to +3.6V |
|--|
| DC Supply Voltage (VDD2) |
| DC Supply Voltage (VPP)0.3V to +13.5V |
| Input Voltage |
| Operating Ambient Temperature $\ldots \ldots$ -40°C to +85°C |
| Storage Temperature |

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

DC Characteristics (Vss = 0V, VDD1 = 1.65 - 3.5V TA =+25°C, unless otherwise specified)

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|--------|--|------|------|------|------|--|
| VDD1 | Operating voltage | 1.65 | - | 3.5 | V | |
| Vdd2 | Operating voltage | 3.0 | - | 4.2 | V | |
| Vpp | OLED Operating voltage | 7.0 | | 13.0 | V | |
| IDD1 | Dynamic current consumption 1 | - | - | 110 | μA | VDD1 = 3V, VDD2 = 3V, IREF = 12.5μ A, Contrast α = 256, Internal charge pump OFF, Display ON, display data = All ON, No panel attached. |
| IDD2 | Dynamic current consumption 2 | - | - | 2 | mA | VDD1 = 3V, VDD2 = 3V, IREF = -12.5 μ A, Contrast α = 256, internal charge pump ON, Display ON, Display data = AII ON, No panel attached. |
| PP | OLED dynamic current consumption | | - I | 1.5 | mA | VDD1 = 3V, VDD2 = 3V, VPP =9V(external), IREF = -12.5 μ A, Contrast α = 256, Display ON, display data = All ON, No panel attached. |
| ISP | Sleep mode current consumption in VDD1 & VDD2 | - | - | 5 | μΑ | During sleep, TA = +25°C, VDD1 = 3V, VDD2 = 3V. |
| 101 | Sleep mode current consumption in VPP | - | - | 5 | μA | During sleep, Ta = +25°C, Vpp = 9V (External) |
| ISEG | Segment output current | | -200 | | μA | VDD1 = 3V, VPP = 9V, IREF = -12.5 μ A, RLOAD = 20k Ω , Display ON. Contrast α = 256. |
| 1020 | | - | -25 | - | μA | VDD1 = 3V, VPP = 9V, IREF = -12.5 μ A, RLOAD = 20k Ω , Display ON. Contrast α = 32. |
| ∆lseg1 | Segment output current uniformity | - | - | ±3 | % | $\Delta iseg1 = (iseg - imid)/imid X 100\%$ Imid = (imax + imin)/2 Iseg [0:131] at contrast α = 256. |
| ∆lSEG2 | Adjacent segment output current uniformity | - | - | ±2 | % | $\Delta \textbf{ISEG2} = (\textbf{ISEG}[N] - \textbf{ISEG}[N+1])/(\textbf{ISEG}[N] + \textbf{ISEG}[N+1]) X 100\%$ ISEG [0:131] at contrast α = 256. |




DC Characteristics (Continued)

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition | |
|--------|-----------------------------------|---------------------|------|------------|------|--|--|
| ∨інс | High-level input voltage | 0.8 X V dd 1 | - | VDD1 | V | A0, D0 - D7, \overline{RD} (E), \overline{WR} (R/ \overline{W}), \overline{CS} , | |
| VILC | Low-level input voltage | Vss | - | 0.2 X Vdd1 | V | CLS, CL, IM0~2 and RES . | |
| Vонс | High-level output voltage | 0.8 X V dd 1 | - | Vdd1 | V | Іон = -0.5mA (D0 - D7, and CL). | |
| Volc | Low -level output voltage | Vss | - | 0.2 X Vdd1 | V | Io∟ = 0.5mA (D0, D2 - D7, and CL) | |
| Volcs | SDA low -level output | Vss | - | 0.2 X Vdd1 | V | VDD1<2V IoL=3mA (SDA) | |
| 10200 | voltage | | | 0.4 | • | VDD1>2V | |
| ILI | Input leakage current | -1.0 | - | 1.0 | μA | VIN = VDD1 or Vss (A0, \overline{RD} (E), \overline{WR} (R/ \overline{W}), \overline{CS} , CLS, IM0~2 and \overline{RES}). | |
| lнz | HZ leakage current | -1.0 | - | 1.0 | μA | When the D0 - D7, and CL are in high impedance. | |
| fosc | Oscillation frequency | 315 | 360 | 420 | kHz | T a = +25°C. | |
| ffrm | Frame frequency for 64 Commons | - | 104 | - | Hz | When f osc = 360kHz, Divide ratio = 1, common width = 54 DCLKs. | |



AC Characteristics

(1) System buses Read/Write characteristics 1 (For the 8080 Series Interface MPU)






SH1106

 $(VDD1 = 2.4 - 3.5V, Ta = +25^{\circ}C)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition | |
|-------------|----------------------------|------|------|------|------|------------|--|
| tCYC8 | System cycle time | 300 | - | - | ns | | |
| tAS8 | Address setup time | 0 | - | - | ns | | |
| tan8 | Address hold time | 0 | - | - | ns | | |
| tDS8 | Data setup time | 40 | - | - | ns | | |
| tdh8 | Data hold time | 15 | - | - | ns | | |
| tCH8 | Output disable time | 10 | - | 70 | ns | CL = 100pF | |
| tACC8 | RD access time | - | - | 140 | ns | CL = 100pF | |
| tcc∟w | Control L pulse width (WR) | 100 | - | - | ns | | |
| tCCLR | Control L pulse width (RD) | 120 | - | - | ns | | |
| tсснw | Control H pulse width (WR) | 100 | - | - | ns | . 🖷 | |
| tCCHR | Control H pulse width (RD) | 100 | - | - | ns | | |
| tR | Rise time | - | - | 15 | ns | | |
| tF | Fall time | - | - | 15 - | ns | | |
| TF Fairtine | | | | | | | |





(2) System buses Read/Write Characteristics 2 (For the 6800 Series Interface MPU)




SH1106

 $(VDD1 = 2.4 - 3.5V, Ta = +25^{\circ}C)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition | |
|--------------------|------------------------------|------|------|------|------|------------|--|
| tCYC6 | System cycle time | 300 | - | - | ns | | |
| tAS6 | Address setup time | 0 | - | - | ns | | |
| tan6 | Address hold time | 0 | - | - | ns | | |
| tDS6 | Data setup time | 40 | - | - | ns | | |
| tDH6 | Data hold time | 15 | - | - | ns | | |
| toh6 | Output disable time | 10 | - | 70 | ns | CL = 100pF | |
| tACC6 | Access time | - | - | 140 | ns | CL = 100pF | |
| tewnw | Enable H pulse width (Write) | 100 | - | - | ns | | |
| tewhr | Enable H pulse width (Read) | 120 | - | - | ns | | |
| tewLw | Enable L pulse width (Write) | 100 | - | - | ns | | |
| tewlr | Enable L pulse width (Read) | 100 | - | - | ns | | |
| tR | Rise time | - | - | 15 | ns | | |
| tF | Fall time | - | - | 15 | ns | | |
| tF Fall time 15 ns | | | | | | | |



(3) System buses Write characteristics 3(For the Serial Interface MPU)




| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|--------|----------------------------|-------|------|------|------|-------------------------------|
| tscyc | Serial clock cycle | 500 | - | - 1 | ns 📘 | |
| tsas | Address setup time | 300 | - | - | ns | |
| tsah | Address hold time | 300 🚅 | - | - | ns | |
| tsds | Data setup time 🛛 🚙 | 200 | - | - | ns | |
| tSDH | Data hold time | 200 | - | - | ns | |
| tcss | CS setup time | 240 | | - | ns | |
| tcsн | CS hold time time | 120 | - | - | ns | |
| tsнw | Serial clock H pulse width | 200 | - | - | ns 🦊 | |
| ts∟w | Serial clock L pulse width | 200 | - | | ns | |
| tR | Rise time | 4- | - 📥 | 30 | ns | |
| tF | Fall time | 4- 4 | - | 30 | ns | |
| i | | | | | | (VDD1 = 2.4 - 3.5V, TA = +25° |

| | | $(Vdd1 = 2.4 - 3.5V, Ta = +25^{\circ}C)$ | | | | |
|-------------|----------------------------|--|------|------|------|-----------|
| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
| tscyc | Serial clock cycle | 250 | - | - | ns | |
| tsas | Address setup time | 150 | - | - | ns | |
| tsah | Address hold time | 150 | - | - | ns | |
| tsds | Data setup time | 100 | - | - | ns | |
| tsdh | Data hold time | 100 | - | - | ns | |
| tcss | CS setup time | 120 | - | - | ns | |
| tcsн | CS hold time time | 60 | - | - | ns | |
| tsнw | Serial clock H pulse width | 100 | - | - | ns | |
| ts∟w | Serial clock L pulse width | 100 | - | - | ns | |
| tR | Rise time | - | - | 15 | ns | |
| tF | Fall time | - | - | 15 | ns | |




(3) I²C interface characteristics





(4) Reset Timing



 $(VDD1 = 1.65 - 3.5V, Ta = +25^{\circ}C)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|--------|-----------------------|------|------|------|------|-----------|
| tR | Reset time | - | - | 2.0 | μS | |
| trw | Reset low pulse width | 10.0 | - | - | μS | |

$(VDD1 = 2.4 - 3.5V, Ta = +25^{\circ}C)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition 🚙 | |
|--------|-----------------------|------|------|------|------|-------------|--|
| tR | Reset time | - | - | 1.0 | μS | | |
| trw | Reset low pulse width | 5.0 | - | - | μS | | |



Application Circuit (for reference only)

Reference Connection to MPU:

1. 8080 series interface: (Internal oscillator, External VPP)





Figure. 12

Note:

C3 - C5 ,C7: 4.7 μ F. C1, C2, C6: 0.22 ~ 1 μ F. R1: about 560k Ω , R1 = (Voltage at IREF - VSS)/IREF





2. 6800 Series Interface: (Internal oscillator, Built-in DC-DC)




Note:

C3 - C5, C7: 4.7µF. C1, C2, C6 : 0.22 ~1µF

R1: about 560k Ω , R1 = (Voltage at IREF - VSS)/IREF





3. Serial Interface(3-wire or 4-wire SPI): (External oscillator, External VPP , Max 13.0V)

Figure. 14

Note:

C3 - C5: 4.7 μ F R1: about 560k Ω , R1 = (Voltage at IREF - VSS)/IREF

 $\overline{\text{WR}}\,$ and $\overline{\text{RD}}\,$ are not used in SPI mode, should fix to VSS or VDD1.

 $\overline{\text{CS}}$ can fix to VSS in SPI mode.








Figure. 15

Note:

C3 - C5, C7: 4.7 μ F. C1, C2, C6: 0.22 ~1 μ F.

R1: about 560k Ω , R1 = (Voltage at IREF - VSS)/IREF

The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD1).

 \overline{WR} and \overline{RD} are not used in I²C mode, should fix to VSS or VDD1.

 \overline{CS} can fix to VSS in I²C mode.

The positive supply of pull-up resistor must equal to the value of VDD1.



Ordering Information

| Part No. | Package |
|----------|------------------------|
| SH1106G | Gold bump on chip tray |

Spec Revision History

| Version | Content | Date |
|---------|--|----------|
| 0.0 | 1. Original | Sep.2011 |
| 0.1 | Add 3-wire SPI. Interface select pin rename to IM0~2. (C86 rename to IM1, P/S rename to IM2.) Update Application Circuit. Add Set Pump voltage value command. (Page 17,18,29) | OCT.2011 |
| ſ | DFT IMINA | KI |