# SSD1680

## **Product Preview**

176 Source x 296 Gate Red/Black/White Active Matrix EPD Display Driver with Controller

#### Appendix: IC Revision history of SSD1680 Specification

Version	Change Items	Effective Date
0.10	Initial Release	28-Feb-19
0.11	Updated Feature list	02-Apr-19
0.12	Updated AC Characteristics	21-May-19
	Updated Component list	
0.13	Updated Component list	24-May-19
0.14	Updated Component list, removed case size for C0 and C1.	5-Jun-19

## CONTENTS

1	GE	NERAL DESCRIPTION	.5
2	FE/	ATURES	.5
3	OR	DERING INFORMATION	.6
4	BLO	OCK DIAGRAM	.6
5	PIN	I DESCRIPTION	.7
6	FUI	NCTIONAL BLOCK DESCRIPTION	10
	$\begin{array}{c} 6.1\\ 6.1.1\\ 6.1.2\\ 6.1.3\\ 6.2\\ 6.3\\ 6.4\\ 6.5\\ 6.6\\ 6.7\\ 6.8\\ 6.8.1\\ 6.8.2\\ 6.8.3\\ 6.9\\ 6.10\\ 6.11\\ 6.12\end{array}$	MCU INTERFACE	$\begin{array}{c} 10 \\ 10 \\ 11 \\ 12 \\ 12 \\ 13 \\ 15 \\ 16 \\ 16 \\ 16 \\ 17 \\ 18 \\ 18 \end{array}$
	6.13 6.14	VCI DETECTION	
7	СО	MMAND TABLE	20
8	CO	MMAND DESCRIPTION	34
	8.1 8.2 8.3 8.4 8.5 8.6	DRIVER OUTPUT CONTROL (01H) GATE SCAN START POSITION (0FH) DATA ENTRY MODE SETTING (11H) SET RAM X - ADDRESS START / END POSITION (44H) SET RAM Y - ADDRESS START / END POSITION (45H) SET RAM ADDRESS COUNTER (4EH-4FH)	36 37 38 38
9	OP	ERATION FLOW AND CODE SEQUENCE	39
	9.1	GENERAL OPERATION FLOW TO DRIVE DISPLAY PANEL	39
1(	) AB	SOLUTE MAXIMUM RATING	40
11	I ELE	ECTRICAL CHARACTERISTICS	40
12	2 AC	CHARACTERISTICS	42
	12.1	SERIAL PERIPHERAL INTERFACE	42
1:	B API	PLICATION CIRCUIT	43
14	A PA	CKAGE INFORMATION	44
	14.1 14.2	DIE TRAY DIMENSIONS FOR SSD1680Z DIE TRAY DIMENSIONS FOR SSD1680Z8	

## TABLES

TABLE 3-1 : ORDERING INFORMATION	6
TABLE 5-1: POWER SUPPLY PINS	
TABLE 5-2: INTERFACE LOGIC PINS	
TABLE 5-3: ANALOG PINS	
TABLE 5-4: DRIVER OUTPUT PINS	9
TABLE 5-5: MISCELLANEOUS PINS	9
TABLE 6-1 : INTERFACE PINS ASSIGNMENT UNDER DIFFERENT MCU INTERFACE	10
TABLE 6-2 : CONTROL PINS STATUS OF 4-WIRE SPI	
TABLE 6-3 : CONTROL PINS STATUS OF 3-WIRE SPI	11
TABLE 6-4 : RAM BIT AND LUT MAPPING FOR 3-COLOR DISPLAY	13
TABLE 6-5 : RAM BIT AND LUT MAPPING FOR BLACK/WHITE DISPLAY	
TABLE 6-6 : VS[NX-LUTM] SETTINGS FOR SOURCE VOLTAGE AND VCOM VOLTAGE	14
TABLE 6-7 : EXAMPLE OF 12-BIT BINARY TEMPERATURE SETTINGS FOR TEMPERATURE RANGES	
TABLE 6-8 : EXAMPLE OF WAVEFORM SETTINGS SELECTION BASED ON TEMPERATURE RANGES.	17
TABLE 7-1: COMMAND TABLE	20
TABLE 10-1 : MAXIMUM RATINGS	40
TABLE 11-1: DC CHARACTERISTICS	40
TABLE 11-2: REGULATORS CHARACTERISTICS	41
TABLE 12-1 : SERIAL PERIPHERAL INTERFACE TIMING CHARACTERISTICS	42
TABLE 13-1: COMPONENT LIST FOR SSD1680 APPLICATION CIRCUIT	43

## FIGURES

FIGURE 4-1 : SSD1680 BLOCK DIAGRAM	6
FIGURE 6-1 : WRITE PROCEDURE IN 4-WIRE SPI MODE	
FIGURE 6-2 : READ PROCEDURE IN 4-WIRE SPI MODE	11
FIGURE 6-3 : WRITE PROCEDURE IN 3-WIRE SPI	11
FIGURE 6-4 : READ PROCEDURE IN 3-WIRE SPI MODE	12
FIGURE 6-5 : GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUSTRATION	13
FIGURE 6-6 : WAVEFORM SETTING MAPPING	15
FIGURE 6-7 : THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMPERATURE RAN	IGE .18
FIGURE 6-8 : FORMAT OF TEMPERATURE RANGE (TR) IN OTP	18
FIGURE 8-1: OUTPUT PIN ASSIGNMENT ON DIFFERENT SCAN MODE SETTING	
FIGURE 8-2: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	
FIGURE 9-1: OPERATION FLOW TO DRIVE DISPLAY PANEL	
FIGURE 12-1: SPI TIMING DIAGRAM	
FIGURE 13-1: SCHEMATIC OF SSD1680 APPLICATION CIRCUIT	
FIGURE 14-1 : SSD1680Z DIE TRAY INFORMATION (UNIT: MM)	
FIGURE 14-2 : SSD1680Z8 DIE TRAY INFORMATION (UNIT: MM)	45

## **1 GENERAL DESCRIPTION**

SSD1680 is an Active Matrix EPD display driver with controller for Red/Black/White EPD displays.

It consists of 176 source outputs, 296 gate outputs, 1 VCOM and 1VBD (for border), which can support displays with resolution up to 176x 296. In addition, SSD1680 has a cascade mode which provides two-chip solutions for displays with higher resolution.

In the SSD1680, data and commands are sent from MCU through hardware selectable serial peripheral interface. It has embedded booster, regulator and oscillator which is suitable for EPD display applications.

## 2 FEATURES

- Design for dot matrix type active matrix EPD display, support Red/Black/White color
- Resolution: 176 source outputs, 296 gate outputs, 1 VCOM and 1VBD (for border)
- Power supply:
  - VCI: 2.2 to 3.7V
  - VDDIO: Connect to VCI
  - VDD: 1.8V, regulate from VCI supply
- On chip display RAM
  - Mono B/W: 176x296 bits
    - Mono Red: 176x296 bits
- On-chip booster and regulator for generating VCOM, Gate and Source driving voltage
  - Gate driving output voltage: 2-level outputs (VGH, VGL), Max 40Vp-p
    - VGH: 10V to 20V (Voltage adjustment step: 500mV)
    - VGL: -VGH (Voltage adjustment step: 500mV)
  - Source / VBD driving output voltage: 4-levels outputs (VSH1, VSH2, VSS and VSL)
    - VSH1/VSH2: 2.4V to 17V (Voltage adjustment step: 100mV for 2.4V to 8.8V, 200mV for 8.8V to 17V)
    - VSL: -5V to -17V (Voltage adjustment step: 500mV)
- VCOM output voltage
  - DCVCOM: -3V to -0.2V in 100mV resolution
  - ACVCOM: 3-level outputs (VSH1+DCVCOM, DCVCOM, VSL+DCVCOM)
  - On-chip oscillator, adjustable frame rate from 25Hz to 200Hz
- Programmable output Waveform Settings:
  - Individual setting of 5 LUT [LUT0~4]
    - VS: 2-bit per 4 phases
    - Common setting of 5 LUT
      - 48 phases (4 phases/group, 12 groups with repeat and state repeat function)
      - TP: Max. 255 frame/phase
      - RP: 1 to 256 times for repeat count
      - SR: 1 to 256 times for state repeat count; state repeat count for phase A,B and 1 state repeat count for phase C,D
      - FR: Selective Frame Rate for each group
      - XON: All Gate On Selection for each phase A,B and phase C,D
  - Embedded OTP to store the waveform settings and parameters:
    - 36 sets of Waveform Settings (WS) including
      - waveform look up table (LUT),
        - Gate/Source voltage, VCOM value
        - Option for LUT end
    - 36 sets of Temperature Range (TR)
    - Display mode selection
    - 4-byte waveform version
    - 10-byte User ID
- Embedded OTP to store the init code setting
- External or internal generated voltage for burning OTP
- Built-in CRC checking method for RAM content and WS & TR in OTP
- Panel break diagnostic
- VCI low voltage detection
- Driving voltage ready detection
- Support display partial update

- Auto write RAM command for regular patterns
- Internal Temperature Sensor of +/-2degC accuracy from -25degC to 50degC
- I2C single master interface to communicate with external temperature sensor
- MCU interface: 4-wire or 3-wire Serial peripheral interface (maximum SPI write speed 20MHz)
- Cascade mode to support displays with higher resolution
- Available in COG package

#### **3** ORDERING INFORMATION

#### Table 3-1 : Ordering Information

Ordering Part Number	Package Form	Remark
SSD1680Z	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 300um Bump height: 12um
SSD1680Z8	Gold Bump Die	Bump Face Down On Waffle pack Die thickness: 300um Bump height: 12um

## 4 BLOCK DIAGRAM





## **5 PIN DESCRIPTION**

Key:

- I = Input
- O =Output
- IO = Bi-directional (input/output)
- P = Power pin
- C = Capacitor Pin
- NC = Not Connected

#### Table 5-1: Power Supply Pins

Name	Туре	Connect to	Function	Description	When not in use
VCI	Р	Power Supply	Power Supply	Power input pin for the chip.	-
VCIA	P	Power Supply	Power Supply	Power input pin for the chip. - Connect to VCI in the application circuit.	-
VDDIO	P	Power Supply	Power for interface logic pins	Power input pin for the Interface. - Connect to VCI in the application circuit.	-
VDD	Р	Capacitor	Regulator output	<ul> <li>Core logic power pin</li> <li>VDD can be regulated internally from VCI.</li> <li>For the single chip application, a capacitor should be connected between VDD and VSS under all circumstances.</li> <li>For the cascade mode application, a capacitor should be connected between VDD and VSS in the master chip under all circumstances. For the slave chip, the capacitor is not necessary as VDD will be supplied from the cascade master chip externally.</li> </ul>	-
VSS	P	VSS	GND	Ground (Digital).	-
VSSA	P	VSS	GND	Ground (Analog) - Connect to VSS in the application circuit.	-
VSSBG	Р	VSS	GND	Ground (Reference) pin. - Connect to VSS in the application circuit.	-
VSSGS	Р	VSS	GND	Ground (Output) pin. - Connect to VSS in the application circuit.	-
VPP	P	Power Supply	OTP power	Power Supply for OTP Programming.	Open

Name	Туре	Connect to	Function	Description	When not in use
SCL	I	MPU	Data Bus	This pin is serial clock pin for interface. Refer to MCU interface in Section 6.1.	-
SDA	I/O	MPU	Data Bus	This pin is serial data pin for interface. Refer to MCU interface in Section 6.1.	-
CS#	I	MPU	Logic Control	This pin is the chip select input connecting to the MCU. Refer to MCU interface in Section 6.1.	VDDIO or VSS
D/C#	I	MPU	Logic Control	This pin is Data/Command control pin connecting to the MCU. Refer to MCU interface in Section 6.1.	VDDIO or VSS
RES#	I	MPU	System Reset	This pin is reset signal input. Active Low.	-
BUSY	0	MPU	Device Busy Signal	This pin is Busy state output pin. When Busy is High, the operation of the chip should not be interrupted, and command should not be sent. For example., The chip would output Busy pin as High when - Outputting display waveform; or - Programming with OTP - Communicating with digital temperature sensor In the cascade mode, the BUSY pin of the slave chip should be left open.	Open
M/S#	Ι	VDDIO/VSS	Cascade Mode Selection	<ul> <li>This pin is Master and Slave selection pin.</li> <li>For the single chip application, the M/S# pin should be connected to VDDIO.</li> <li>In the cascade mode: For Master Chip, the M/S# pin should be connected to VDDIO.</li> <li>For Slave Chip, the M/S# pin should be connected to VSS. The oscillator, booster and regulator circuits of the slave chip will be disabled. The corresponding pins including CL, VDD, VDDIO, VGH, VGL, VSH1, VSH2, VSL and VCOM must be connected to the master chip.</li> </ul>	-
CL	I/O	NC	Clock signal	<ul> <li>This pin is the clock signal pin.</li> <li>For the single chip application, the CL pin should be left open.</li> <li>In the cascade mode, the CL pin of the slave chip should be connected to the CL pin of the master chip.</li> </ul>	Open
BS1	I	VDDIO/VSS	MCU Interface Mode Selection	This pin is for selecting 3-wire or 4-wire SPI bus.BS1MCU InterfaceL4-wire SPIH3-wire SPI (9-bit SPI)	-
TSDA	I/O	Temperature sensor SDA	Interface to Digital Temp. Sensor	This pin is I <sup>2</sup> C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I <sup>2</sup> C slave.	Open
TSCL	0	Temperature sensor SCL	Interface to Digital Temp. Sensor	This pin is I <sup>2</sup> C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I <sup>2</sup> C slave.	Open

Name	Туре	Connect to	Function	Description	When not in use
GDR	0	POWER MOSFET Driver Control	VGH, VGL Generation	This pin is N-Channel MOSFET gate drive control pin.	-
RESE	I	Booster Control Input		This pin is Current sense input pin for the control Loop.	-
VGH	С	Stabilizing capacitor		This pin is Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.	-
VGL	С	Stabilizing capacitor		This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.	-
VSH1	С	Stabilizing capacitor	VSH1, VSH2, VSL Generation	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.	-
VSH2	С	Stabilizing capacitor		This pin is Positive Source driving voltage, VSH2 Connect a stabilizing capacitor between VSH2 and VSS in the application circuit.	
VSL	С	Stabilizing capacitor		This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.	-
VCOM	С	Panel/ Stabilizing capacitor	VCOM Generation	This pins is VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.	-

#### Table 5-4: Driver Output Pins

Name	Туре	Connect to	Function	Description	When not in use
S [175:0]	0	Panel	Source driving signal	Source output pin.	Open
G [295:0]	0	Panel	Gate driving signal	Gate output pin.	Open
VBD	0	Panel	Border driving signal	Border output pin.	Open

#### Table 5-5: Miscellaneous Pins

Name	Туре	Connect to	Function	Description	When not in use
NC	NC	NC	Not Connected	This is dummy pin. It should not be connected with other NC pins.	Open
RSV	NC	NC	Reserved	This is a reserved pin and should be kept open.	Open
TPA, TPB, TPC, TPD, TPF, FB	NC	NC	Reserved for Testing	Reserved pins. - Keep open. - Do not connect to other NC pins and test pins including TPA, TPB, TPC, TPD, TPE, TPF, TIN and FB.	Open
TIN	I	NC	Reserved for Testing	This is a reserved pin and should be kept open.	Open
TPE	0	NC	Reserved for Testing	This is a reserved pin and should be kept open.	Open

## 6 Functional Block Description

## 6.1 MCU Interface

#### 6.1.1 MCU Interface selection

The SSD1680 can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 6-1.

	Pin Name					
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA

#### Note

 $^{(1)}\,L$  is connected to  $V_{\text{SS}}\,\text{and}\,\,H$  is connected to  $V_{\text{DDIO}}$ 

## 6.1.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	$\boxtimes$	Command bit	L	L
Write data	$\boxtimes$	Data bit	Н	L

#### Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) Stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.



Figure 6-1 : Write procedure in 4-wire SPI mode

Jun 2019

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.



Figure 6-2 : Read procedure in 4-wire SPI mode

## 6.1.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Table 6-3 : Control pins status of 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	$\boxtimes$	Command bit	Tie LOW	L
Write data	$\boxtimes$	Data bit	Tie LOW	L

#### Note:

(2)  $\boxtimes$  stands for rising edge of signal



Figure 6-3 : Write procedure in 3-wire SPI

<sup>(1)</sup> L is connected to  $V_{\text{SS}}$  and H is connected to  $V_{\text{DDIO}}$ 

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.



Figure 6-4 : Read procedure in 3-wire SPI mode

## 6.2 OSCILLATOR

The oscillator module generates the clock reference for waveform timing and analog operations.

## 6.3 BOOSTER & REGULATOR

A voltage generation system is included in the driver. It provides all necessary driving voltages required for an AMEPD panel including VGH, VGL, VSH1, VSH2, VSL and VCOM. External application circuit is needed to make the on-chip booster & regulator circuit work properly.



## 6.4 VCOM SENSING

This functional block provides the scheme to select the optimal VCOM DC level. The sensed value can be programmed into OTP.

The flow of VCOM sensing:

- Active Gate is scanning during the VCOM sense Period.
- Source are VSS.
- VCOM pin used for sensing.
- During Sensing period, BUSY is high.
- After Sensing, Active Gate return to non-select stage.

## 6.5 RAM

The On chip display RAM is holding the image data.

1 set of RAM is built for Mono B/W. The RAM size is 176x296 bits.

1 set of RAM is built for Mono Red. The RAM size is 176x296 bits.

Data bit in R RAM	Data bit in B/W RAM	Image Color	LUT
0	0	Black	LUT 0 for driving Black
0	1	White	LUT 1 for driving White
1	0	Red	LUT 2 for driving Red
1	1	Red	LUT 3 = LUT2

Table 6-4 : RAM bit and LUT mapping for 3-color display

#### Table 6-5 : RAM bit and LUT mapping for black/white display

Data bit in R RAM	Data bit in B/W RAM	Image Color	LUT
0	0	Black	LUT 0 for driving Black
0	1	White	LUT 1 for driving White
1	0	Black	LUT 2 = LUT0
1	1	White	LUT 3 = LUT1

## 6.6 Programmable Waveform for Gate, Source and VCOM



TP: time of phase length from 0 to 255\* frames

0indicates phase skipped XON: All Gate On selection for each nAB or nCD.

FR: Frame frequency selection for each group.

EOPT: Option for LUT end

Figure 6-5 : Gate waveform and Programmable Source and VCOM waveform illustration

In the programmable waveform for Source and VCOM, there are 12 groups (Group0 to Group11) and each group has 4 phases (Phase A to Phase D) and 2 state repeats (Phase A and B, Phase C and D). Totally, there are 48 phases. In addition, in each phase, the phase length (TP[nX]) can be set by number of frame from 0 to 255 frames. Also, each group can be repeated with repeat counting number (RP[n]) from 1 to 256 times; each AB / CD phases can be repeated with state repeat counting number (SR[nAB]/SR[nCD]) from 1 to 256 times. For the voltage, there is four levels for Source voltage (VSS, VSH1, VSH2, VSL) and three levels for VCOM voltage (DCVCOM, VSH1+DCVCOM, VSL+DCVOM).

The description of each parameter is as follows.

- 1) TP[nX] represents the phase length set by the number of frame.
- The range of TP[nX] is from 0 to 255.
- n represents the Group number from 0 to 11; X represents the phase number from A to D.
- When TP[nX] = 0, the phase is skipped. When TP[nX] = 1, the phase is 1 frame, and so on. The maximum phase length is 255 frame.
- 2) RP[n] represents the repeat counting number for the Group.
- The range of RP[n] is from 0 to 255.
- n represents the Group number from 0 to 11.
- RP[n] = 0 indicates that the repeat times =1, RP[n] = 1 indicates that the repeat times = 2, and so on. The maximum repeat times is 256.
- 3) SR[nAB] and SR[nCD] represent the state repeat counting number for Phase A & B and Phase C & D respectively.
- The range of SR[nXY] is from 0 to 255.
- n represents the Group number from 0 to 11.
- SR[nXY] = 0 indicates that the repeat times =1, SR[nXY] = 1 indicates that the repeat times = 2, and so on. The maximum repeat times is 256.
- 4) VS[nX-LUTm] represents Source and VCOM voltage level which is used in each phase. Table 6-6 shows the voltage settings for source voltage and VCOM voltage.
- n represents the Group number from 0 to 11.
- m represents the LUT number from 0-4.

VS[nX-LUTm]	Source voltage	VCOM voltage
00	VSS	DCVCOM
01	VSH1	VSH1 + DCVCOM
10	VSL	VSL + DCVCOM
11	VSH2	N/A

#### Table 6-6 : VS[nX-LUTm] settings for Source voltage and VCOM voltage

- 5) FR[n] indicates the frame rate of group n
- The range of FR [n] is from 0 to 7.
- n represents the Group number from 0 to 11.
- 6) XON[nAB] and XON[nCD], indicates the gate scan selection.
- n represents the Group number from 0 to 11.
- XON[nXY] = 0 indicates Normal gate scan in Phase[nX] & Phase[nY].
- XON[nXY] = 1 indicates All gate on, that Gate keeps High until the phase for normal gate scan, in Phase[nX] & Phase[nY].

## 6.7 WAVEFORM SETTING

As described in Section 6.6, parameters VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY] are used to define the driving waveform. In the SSD1680, there are 159 bytes in the waveform setting to store LUT0, LUT1, LUT2, LUT3 and LUT4, gate voltage, source voltage and frame rate. The waveform LUT of a particular temperature range can be loaded from OTP or written by MCU.

- WS byte 0~152, the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY] are defined by Register 0x32
- WS byte 153, the content of Option for LUT end, is the parameter belonging to Register 0x3F.
- WS byte 154, the content of gate level, is the parameter defined by Register 0x03.
- WS byte 155~157, the content of source level, is the parameter defined by Register 0x04.
- WS byte 158, the content of VCOM level, is the parameter defined by Register 0x2C.

The SSD1680 waveform setting is shown in Figure 6-6 : Waveform Setting mapping



Figure 6-6 : Waveform Setting mapping

## 6.8 Temperature Searching

The SSD1680 has internal temperature sensor to detect the environment temperature or can communicate with the external temperature sensor by I2C single master interface or can communicate with the external MCU to get the temperature value through SPI. In the SSD1680, there is a dedicated format for the temperature value so that the driver IC can understand it. The format of temperature value is described in Section 6.8.3.

#### 6.8.1 Internal Temperature Sensor

The internal temperature sensor can be selected by command register. The accuracy of it is ±2degC from - 25degC to 50degC.

#### 6.8.2 External Temperature Sensor I2C Single Master Interface

The driver IC can communicate with the external temperature sensor through I2C single master interface (TSDA and TSCL). TSDA will be SDA and TSCL will be SCL. TSDA and TSCL are required to connect with external pullup resistor. Temperature register value of external temperature sensor can be read by command register.

#### 6.8.3 Format of temperature value

The temperature value is defined by 12-bit binary. The rules are shown as below.

- If the Temperature value MSByte bit D11 = 0, then
- the temperature is positive and value (DegC) = + (Temperature value) / 16
- If the Temperature value MSByte bit D11 = 1, then the temperature is negative and value (DegC) = - (2's complement of Temperature value) / 16

Table 6-7 shows some examples of 12-bit binary temperature value:

#### Table 6-7 : Example of 12-bit binary temperature settings for temperature ranges

12-bit binary (2's complement)	Hexadecimal Value	TR Value [DegC]
0111 1111 1111	7FF	128
0111 1111 1111	7FF	127.9
0110 0100 0000	640	100
0101 0000 0000	500	80
0100 1011 0000	4B0	75
0011 0010 0000	320	50
0001 1001 0000	190	25
0000 0000 0100	004	0.25
0000 0000 0000	000	0
1111 1111 1100	FFC	-0.25
1110 0111 0000	E70	-25
1100 1001 0000	C90	-55

#### 6.9 Waveform Setting searching mechanism

As mentioned in Section 6.7, the SSD1680 OTP can store waveform setting and temperature range. If waveform setting and temperature range are programmed in OTP memory, corresponding waveform LUT can be selected according to the sensed temperature to drive the display. The Waveform Setting searching mechanism by driver IC is as follows.

- 1) Read temperature value by command register in the format of 12-bit binary.
- According to read temperature and display mode selection, search LUT in OTP from TR0 to TR35 in sequence. The last match will be selected, then, the corresponding WS will be loaded in the LUT register to drive the display.

**Remark:** Waveform LUT selection criteria is "Lower temperature bound < Sensed temperature 🖾 Upper temperature bound".

Table 6-8 shows an example for the waveform LUT searching from OTP:

- If the read temperature is 25degC, then, WS4 will be selected.
- If the read temperature is 34degC, then, WS7 will be selected. Although 34degC is also in the temperature range TR6, according to searching mechanism, the last match should be selected. Therefore, WS7 is selected.

Waveform	Temperature	TR Lower Limit	TR Upper Limit	Temperature range in OTP
LUT in OTP	Range in OTP	[Hex]	[Hex]	
WS0	TR0	800	050	-128 DegC < Temperature ⊠ 5 DegC
WS1	TR1	050	0A0	5 DegC < Temperature 🛛 10DegC
WS2	TR2	0A0	0F0	10 DegC < Temperature 🛛 15DegC
WS3	TR3	0F0	140	15 DegC < Temperature ⊠ 20DegC
WS4	TR4	140	190	20 DegC < Temperature 🛛 25DegC
WS5	TR5	190	1E0	25 DegC < Temperature ⊠ 30DegC
WS6	TR6	1E0	230	30 DegC < Temperature ⊠ 35DegC
WS7	TR7	210	7FF	33 DegC < Temperature ⊠ 127.9DegC
Others	Others	000	000	

Table 6-8 : Example of waveform settings selection based on temperature ranges.

#### **Precaution:**

Please ensure the temperature range covers whole range of application temperatures, display will not be updated if no suitable temperature range matches the sensed temperature.

## 6.10 One Time Programmable (OTP) Memory

In the SSD1680, there is an embedded OTP memory which is designed to store the waveform settings of different temperature range and some variables/parameters. The OTP memory can store 36 sets of waveform LUT settings (WS), 36 sets of temperature range (TR), VCOM value, display mode selection, waveform version and user ID. Figure 6 7 shows the address mapping of the 36 waveform setting (WS0 to WS35) and temperature range (TR0 to TR35).

addr.	D7	D6	D5	D4	D3	D2	D1	D0		
0										
		WS0								
158										
159										
				W	S1					
317										
318										
				VV	S2					
476										
477				14	00					
				VV	S3					
635										
636										
				W	S4					
794										
5406										
				۱۸/	634					
 5564		WS34								
5565										
				\M/	S35					
5723				••	000					
5724										
5725				т	R0					
5726										
5727										
5728				Т	R1					
5729										
5730										
5731				Т	R2					
5732										
5733										
5734				Т	R3					
5735										
5736				_						
5737				Т	R4					
5738										
L										
5000										
5826					104					
5827				11	34					
5828										
5829 5830				т	35					
5830				11	100					
0031										

Figure 6-7 : The Waveform setting mapping in OTP for waveform setting and temperature range

## 6.11 The Format for Temperature Range (TR)

The format of TR Lower limit and Upper limit as shown in Figure 6-8 which temp\_L[11:0] is the lower limit and temp\_H[11:0] is the upper limit of the temperature range. There has 36sets of TR for waveform LUT searching.

D7	D6	D5	D4	D3	D2	D1	D0
	temp L[7:0]						
temp_H[3:0] temp_L[11:8]							
temp_H[11:4]							



#### 6.12 Cascade Mode

SSD1680 has a cascade mode that can cascade 2 chips to achieve the display resolution up to 352 (sources) x 296 (gates). The pin M/S# is used to configure the chip. When M/S# is connected to VDDIO, the chip is configured as a master chip. When M/S# is connected to VSS, the chip is configured as a slave chip.

When the chip is configured as a master chip, it will be the same as a single chip application, ie, all circuit blocks will be worked as usual. When the chip is configured as a slave chip, its oscillator and booster & regulator circuit will be disabled. The oscillator clock and all booster voltages will be come from the master chip. Therefore, the corresponding pins including CL, VDD, VGH, VGL, VSH1, VSH2, VSL, VGL and VCOM must be connected to the master chip.

#### 6.13 VCI Detection

The VCI detection function is used to detect the VCI level when it is lower than Vlow, threshold voltage set by register.

In SSD1680, there is a command to execute the VCI detection function. When the VCI detection command is issued, the VCI detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of VCI, which 0 is normal, 1 is VCI<VIow.

#### 6.14 HV Ready Detection

The HV Ready detection function is used to detect whether the analog block is ready.

In SSD1680, there is a command to execute the HV Ready detection function. When the HV Ready detection command is issued, the HV Ready will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of HV Ready, which 0 is normal, 1 indicate HV is not ready.

## 7 COMMAND TABLE

Table 7-1: Command Table

Com	man	d Tal	ole													
R/W#			D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti				
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[8:0]= 12				
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		MUX Gate	e lines set	tting as (A	.[8:0] + 1).	
0			0	0	0	0	0	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		DI2:01 - 0				
Ŭ	1		0	0	0	U	U	02	D,	0		B[2:0] = 0 Gate scar		uence and	direction	
												Outo Soul	ining beq			
												B[2]: GD				
												Selects th		out Gate		
												GD=0 [PC			nnal aata	
												output see		output cha		
												GD=1,		00,01, 0	, 00,	
														output cha		
												output see	quence is	G1, G0, C	G3, G2,	
												B[1]: SM				
												Change s	canning c	order of ga	te driver.	
												SM=0 [PC				
														95 (left ar	nd right ga	ate
												interlaced SM=1,	)			
													64G29	4, G1, G3	,G295	5
												B[0]: TB	ORI scar	n from G0	to G205	
														G295 to G		
												,				
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate	drivina vo	Itage		
0	1		0	0	0	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	⊿A1	A <sub>0</sub>	Control	A[4:0] = 0				
Ŭ			0	0	Ŭ	7 4	7.5	1.2	7.1	7.0		VGH setti				
												A[4:0]	VGH	A[4:0]	VGH	
												00h	20	0Dh	15	
												03h	10	0Eh	15.5	
												04h	10.5	0Fh	16	
												05h	11	10h	16.5	
												06h 07h	11.5 12	11h 12h	17 17.5	
												0711 08h	12.5	1211 13h	17.5	
												0011 07h	12.5	13h	18.5	
												07H	12.5	1411 15h	10.0	
												09h	13	16h	19.5	
												0Ah	13.5	17h	20	
												0Bh	14	Other	NA	
												0Ch	14.5			

Jun 2019

0	D/C#						D3	D2	D1	D0	Comn	lanu				
-	0	04	0	0	0	0	0	1	0	0		e Driving	voltage	Description Set Source driving voltage		
0	1	• •	0 A7	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Contro		ronago	A[7:0] = 41h [POR], VSH1 at 15V		
0	1		B7	B <sub>6</sub>	B <sub>5</sub>	B4	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>				B[7:0] = A8h [POR], VSH2 at 5V.		
-														C[7:0] = 32h [POR], VSL at -15V		
0	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> <sub>5</sub>	<b>C</b> <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C1	C <sub>0</sub>				Remark: VSH1>=VSH2		
	/B[7]		14			<b>.</b>	~ ~ / /		7]/B[7			44:	(	C[7] = 0,		
v Sr :0 8.			onag	je se	ung	rom	2.4V		л I/V 17V	582	voltag	e setting	Irom 9v	VSL setting from -5V to -17V		
	3[7:0]	VSH <sup>2</sup>	I/VSH2	A/B	[7:0]	VSH1	/VSH2		A/B[7:0]	VS	H1/VSH2	A/B[7:0]	VSH1/VSH	2 C[7:0] VSL		
	BEh		2.4		Fh		.7		23h		9	3Ch	14	0Ah		
	3Fh 90h		2.5 2.6		0h 1h		.8 .9	$\vdash$	24h 25h		9.2 9.4	3Dh 3Eh	14.2 14.4	0Ch -5.5		
	91h		2.7		2h	6			26h		9.6	3Fh	14.6	0Eh -6		
	92h		2.8		3h	6			27h		9.8	40h	14.8	10h -6.5 12h -7		
	93h 94h		2.9 3		4h 5h		.2 .3		28h 29h	_	10 10.2	41h 42h	15 15.2	1211 -7 14h -7.5		
	95h		3 3.1		6h		.3 .4	$\vdash$	29n 2Ah	+	10.2	42h 43h	15.2	16h -8		
	96h		3.2		7h		.5		2Bh		10.6	44h	15.6	18h -8.5		
	97h 98h		3.3 3.4		8h 9h		.6 .7	$\vdash$	2Ch 2Dh	_	10.8 11	45h 46h	15.8 16	1Ah -9		
	99h		3.5		Ah		.7 .8	$\vdash$	2Dh 2Eh	+	11.2	401 47h	16.2	1Ch -9.5		
	Ah		3.6		Bh		.9		2Fh		11.4	48h	16.4	1Eh -10 20h -10.5		
	Bh ICh		3.7 3.8		Ch Dh	7	7 .1		30h 31h		11.6 11.8	49h 4Ah	16.6 16.8	22h -11		
	Dh		3.9		Eh		.1 .2		32h	+	12	4An 4Bh	10.8	24h -11.5		
	)Eh		4		Fh		.3		33h		12.2	Other	NA	26h -12		
	9Fh N0h		1.1 1.2		0h 1h	7	.4 .5		34h 35h	_	12.4 12.6			28h -12.5		
	NUN N1h		+.2 1.3		2h		.ə .6		35h 36h	-	12.0			2Ah -13 2Ch -13.5		
A	\2h	4	1.4	С	3h	7.	.7		37h		13			2CH -13.5		
	A3h		1.5		4h		.8		38h		13.2			30h -14.5		
	A4h A5h		1.6 1.7		5h 6h	1	.9 3	$\vdash$	39h 3Ah	_	13.4 13.6			32h -15		
	\6h		1.8		7h	8			3Bh		13.8			34h -15.5		
	N7h		l.9		8h		.2							36h -16		
	\8h \9h		5 5.1		9h Ah		.3 .4							38h -16.5 3Ah -17		
	Ah		5.2		Bh		.5							Other NA		
	Bh		5.3		Ch	8										
	Ch Dh	_	5.4 5.5		Dh Eh	8	.7 .8									
	Æh		5.6		her	N										
0	0	08	0	0	0	0	1	0	0	0	Initial	Code Set	ting	Program Initial Code Setting		
												Program	0			
														The command required CLKEN=1.		
														Refer to Register 0x22 for detail.		
														BUSY pad will output high during		
														operation.		
<u> </u>	0	00	0	0	0	0	1	0	0	1	\\/rita	Pogiator f	or Initial	Write Pegister for Initial Code Setting		
0	-	09	0	0	0	0	1	0	0	1		Register f Setting	ormual	Write Register for Initial Code Setting Selection		
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> 5	A4	A <sub>3</sub>	A <sub>2</sub>	A1	A <sub>0</sub>	Code	County		A[7:0] ~ D[7:0]: Reserved		
0	1		B <sub>7</sub>	B <sub>6</sub>	<b>B</b> 5	<b>B</b> <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	_			Details refer to Application Notes of Initi		
0	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> <sub>5</sub>	<b>C</b> <sub>4</sub>	<b>C</b> <sub>3</sub>	C2	<b>C</b> <sub>1</sub>	<b>C</b> <sub>0</sub>				Code Setting		
0	1		D <sub>7</sub>	$D_6$	<b>D</b> <sub>5</sub>	<b>D</b> <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$						
											1					
0	0	0A	0	0	0	0	1	0	1	0		Register f Setting	or Initial	Read Register for Initial Code Setting		

Com	mane	d Tal	ole										
R/W#			D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable	with Phase 1, Phase 2 and Phase 3
0	1		1	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control	for soft start curr	ent and duration setting.
0	1		1	B <sub>6</sub>	B <sub>5</sub>	B4	B <sub>3</sub>	B <sub>2</sub>	B1	B <sub>0</sub>		A[7:0] -> Soft sta	art setting for Phase1
0	1		1	C <sub>6</sub>	<b>C</b> <sub>5</sub>	<b>C</b> <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	<b>C</b> <sub>1</sub>	<b>C</b> <sub>0</sub>		= 8Bh B[7:0] -> Soft sta	[POR] art setting for Phase2
0	1		0	0	D5	D4	D <sub>3</sub>	D2	D <sub>1</sub>	D <sub>0</sub>		= 9Ch	[POR]
Ŭ			0	Ŭ	05	04	03	02	D,	0		C[7:0] -> Soft sta = 96h	art setting for Phase3 [POR]
												D[7:0] -> Duratio	on setting
												= 0Fn	[POR]
													otion of each byte:
													5:0] / C[6:0]: Driving Strength
												Bit[6:4]	Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Min Off Time Setting of GDR [ Time unit ]
												0000	NA
												0011	NA NA
												0100	2.6
												0101	3.2
												0110	3.9
												0111	4.6
												1000	5.4
												1001	6.3
												1010	7.3
												1011	8.4
												1100	9.8
												1101	11.5
												1110	13.8 16.5
													10.5
												D[5:4]: du D[3:2]: du	ation setting of phase iration setting of phase 3 iration setting of phase 2 iration setting of phase 1
												Bit[1:0]	Duration of Phase [Approximation]
												00	10ms
												01	20ms
												10	30ms
												11	40ms

0 1	<b>Нех</b> 10	D7 0 0	<b>D6</b> 0	<b>D5</b>	<b>D4</b>	D3	D2	D1	D0	Command	Descripti	on
	10			0	1							
	10			0	1							
1		0	Δ		1	0	0	0	0	Deep Sleep mode		ep mode Control:
			U	0	0	0	0	<b>A</b> <sub>1</sub>	A <sub>0</sub>		A[1:0] :	
											00	Normal Mode [POR]
											01	Enter Deep Sleep Mode 1
											11	Enter Deep Sleep Mode 2
											enter Dee keep outp Remark: To Exit De	command initiated, the chip will op Sleep Mode, BUSY pad will out high. eep Sleep mode, User required WRESET to the driver
		_	•	•	4		•	•				
	11									Data Entry mode setting		ta entry sequence
1		0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[2.0] – 0	TT [FOR]
											setting The setting decrement be made if lower bit of 00 –Y dec 01 –Y dec 10 –Y incu 11 –Y incu A[2] = AM Set the di counter is are written AM= 0, th the X dire	automatic increment / decrement og of incrementing or independently in each upper and of the address. crement, X decrement, crement, X increment, rement, X increment, rement, X increment [POR] I rection in which the address updated automatically after data in to the RAM. e address counter is updated in ction. [POR] ne address counter is updated in
	40	_	0		4	-	0	4	0		<u> </u>	
0	12	U	U	U	1	0	0	1	0	SW RESEI	their S/W R10h-Dee During op high.	he commands and parameters to Reset default values except ep Sleep Mode eration, BUSY pad will output M are unaffected by this
1	1	1	1 0					1 0 0 0 0 A2	1 0 0 0 0 A2 A1			0         11         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0

Com	man	d Ta	ble									
R/W#				D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1		0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	Ao		A[2:0] = 100 [POR] , Detect level at 2.3VA[2:0] : VCI level Detect $A[2:0]$ $VCI level$ $011$ $2.2V$ $100$ $2.3V$ $101$ $2.4V$ $110$ $2.5V$ $111$ $2.6V$ OtherNA
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control	A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A7	A <sub>6</sub>	A <sub>5</sub>	A4	Control (Write to	A[11:0] = 7FFh [POR]
0	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0	temperature register)	
	-	4-	~	-	~			~	4	4	<b>-</b> , ,	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor Control (Read from	Read from temperature register.
1	1		A <sub>11</sub>	A <sub>10</sub>	A9	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A5 0	A <sub>4</sub>	temperature register)	
1	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	U	U	U	0		
SSD1	680		Re	v 0.14	·	P 24/	46		Jun 20	019		

Com	man	d Ta	ble									
	D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A7	A <sub>6</sub>	<b>A</b> 5	<b>A</b> <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>	Control (Write Command	
0	1		<b>B</b> 7	B <sub>6</sub>	B <sub>5</sub>	<b>B</b> 4	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	to External temperature sensor)	A[7:0] = 00h [POR], B[7:0] = 00h [POR],
0	1		<b>C</b> <sub>7</sub>	$C_6$	<b>C</b> <sub>5</sub>	C4	<b>C</b> <sub>3</sub>	<b>C</b> <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	3611301)	C[7:0] = 00h [POR],
												A[7:6] $A[7:6]$ Select no of byte to be sent00Address + pointer01Address + pointer + 1st parameter10Address + pointer + 1st parameter + 2nd pointer11AddressA[5:0] - Pointer SettingB[7:0] - 1st parameterC[7:0] - 2nd parameterThe command required CLKEN=1.Refer to Register 0x22 for detail.After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during 
											•	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1		A7	A <sub>6</sub>	<b>A</b> 5	A4	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	1	A[7:0] = 00h [POR] B[7:0] = 00h [POR]
0	1		B <sub>7</sub>	0	0	0	0	0	0	0	-	
												A[7:4] Red RAM option         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content         A[3:0] BW RAM option       0000         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content as 0         1000       Inverse RAM content as 0         1000       Inverse RAM content         B[7] Source Output Mode       0         0       Available Source from S0 to S175         1       Available Source from S8 to S167

<u>Com</u>	mane	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Opti	on:
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> 5	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control 2	Enable the stage for Master Ac A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal 🛛 Enable Analog	C0
												Disable Analog ⊠ Disable clock signal	03
												Enable clock signal           Image: Signal state           Image: Signal state           Image: Signal state	91
												Enable clock signal ⊠ Load LUT with DISPLAY Mode 2 ⊠ Disable clock signal	99
												Enable clock signal	B1
												Enable clock signal	B9
												Enable clock signal	C7
												Enable clock signal	CF
												Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 1 Disable Analog Disable OSC	F7
												Enable clock signal	FF
				-									
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address p advance accordingly	nother
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	

-	D5 1	<b>D4</b>	<b>D3</b>	<b>D2</b> 1	<b>D1</b> 1	<b>D0</b>	Command Write RAM (RED)	Description After this command, data entries will be
) 0 1		0	0	1	1	0	Write RAM (RED)	After this command, data entries will be
							/ RAM 0x26	written into the RED RAM until another command is written. Address pointers will advance accordingly.
								For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0 1	1	0	0	1	1	1	Read RAM	After this command, data read on the
		U	U		I	1		MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.
								The 1 <sup>st</sup> byte of data read is dummy data.
	1	0	1	0	0	0	VCOM Sense	Entor VCOM consing conditions and hold
) 0 1	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register
								The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
								BUSY pad will output high during operation.
) 0 1	1	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering VCOM
	0	0	A <sub>3</sub>	0 A2	0 A1	A <sub>0</sub>		sensing mode and reading acquired.
								A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
) 0 1	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
								The command required CLKEN=1. Refer to Register 0x22 for detail.
								BUSY pad will output high during operation.
) 0 1	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce glitch
	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes
	1	0	0	0	1	1		D04h and D63h should be set for this command.

Com	man	d Ta	ble												
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	COM registe	er from M	ICU interface
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	$A_1$	A <sub>0</sub>		A[7:0] =	00h [POR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h 24h	-0.8 -0.9	5Ch 60h	-2.3 -2.4
												2411 28h	-0.9 -1	64h	-2.4
												2011 2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
0	0	0.0	0	0	4		4	4	0	4				Distant	
0	0	2D	0 A7	0 A <sub>6</sub>	1 A5	0 A4	1 A3	1 A2	0 A1	1 A <sub>0</sub>	OTP Register Read for Display Option	Read R	egister for	uspiay (	opuon:
1												A[7:0]:	VCOM ОТІ	P Selecti	on
1	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B₃	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		(Comm	and 0x37,	Byte A)	
1	1		C <sub>7</sub>			C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>				B[7:0].	VCOM Reg	nistor	
1	1		D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			and 0x2C)	JISTEI	
1	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>		(000000			
1	1		F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F₃	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>			G[7:0]: Dis		
1	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>		(Comm [5 bytes	and 0x37,	Byte B to	Byte F)
1	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	Ho		[5 Dytes	2]		
1	1		I <sub>7</sub>	6	<b>I</b> 5	<b>I</b> 4	I <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>			K[7:0]: Wa		
1	1		$J_7$	$J_6$	$J_5$	J4	J <sub>3</sub>	$J_2$	$J_1$	J <sub>0</sub>			and 0x37,	Byte G to	o Byte J)
1	1		K <sub>7</sub>	K <sub>6</sub>	$K_5$	<b>K</b> <sub>4</sub>	K <sub>3</sub>	K <sub>2</sub>	K₁	K <sub>0</sub>		[4 bytes	6]		
0	0	2E	0	0	1	0	1	1	1	0	User ID Read		) Byte User		
1	1		A7	A <sub>6</sub>	<b>A</b> 5	A4	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>				rID (R38,	Byte A and
1	1		B <sub>7</sub>	B <sub>6</sub>	<b>B</b> 5	<b>B</b> 4	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo		вуtе J)	[10 bytes]		
1	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> <sub>5</sub>	C4	<b>C</b> <sub>3</sub>	<b>C</b> <sub>2</sub>	<b>C</b> <sub>1</sub>	<b>C</b> <sub>0</sub>					
1	1		D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>					
1	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E4	E <sub>3</sub>	E <sub>2</sub>	E1	E <sub>0</sub>					
1	1		F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>					
1	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G					
1	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H4	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	Ho					
1	1		I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	<b>I</b> 4	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	lo					
. 1	1		J <sub>7</sub>	J <sub>6</sub>	J <sub>5</sub>	 J4	J <sub>3</sub>	J <sub>2</sub>	J <sub>1</sub>	J <sub>0</sub>					

RW# D/C#HexD7D6D5D4D3D2D1D0CommandDescription002F00101111111100A5A400A1A0Status Bit ReadRead IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x15 respectively.00300011000Program WS OTPProgram OTP of Waveform Setting	Com	man	d Ta	ble									
1         1         1         0         0         A <sub>1</sub> A <sub>2</sub> 1         1         1         1         0         0         A <sub>1</sub> A <sub>2</sub> 1         1         1         1         1         A <sub>2</sub> 0         0         A <sub>1</sub> A <sub>2</sub> 1         1         1         1         A <sub>1</sub> A <sub>2</sub> 0         A <sub>1</sub> A <sub>2</sub> 0         0         A <sub>1</sub> A <sub>2</sub> 0         A <sub>1</sub> A <sub>2</sub> 0         A <sub>1</sub> A <sub>2</sub> 0         0         A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>2</sub> 0         A <sub>1</sub> A <sub>1</sub> 0         0         3         0         0         1         1         0         0         0         Program WS OTP         Program OTP of Waveform Setting The contents should be written into RA1 before sending this command. The contents should be written into RA1 before sending this command.           0         0         31         0         0         1         0         0         1         Load WS OTP         Program OTP of Waveform Setting The contents should be written into RA1 before sending this command.           0         1         A <sub>2</sub> <th></th> <th></th> <th>1 1</th> <th></th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3</th> <th>D2</th> <th>D1</th> <th>D0</th> <th>Command</th> <th>Description</th>			1 1		D6	D5	D4	D3	D2	D1	D0	Command	Description
1         1         1         0         0         A <sub>1</sub> A <sub>0</sub> 1         1         1         0         0         A <sub>1</sub> A <sub>0</sub> 0         0         A <sub>5</sub> A <sub>4</sub> 0         0         A <sub>1</sub> A <sub>0</sub> 0         0         A <sub>5</sub> A <sub>4</sub> 0         0         A <sub>1</sub> A <sub>0</sub> 0         0         A <sub>5</sub> A <sub>4</sub> 0         0         A <sub>1</sub> A <sub>0</sub> 0         0         A <sub>5</sub> A <sub>4</sub> 0         0         A <sub>1</sub> A <sub>0</sub> 0         0         30         0         0         1         1         0         0         0         Program WS OTP         Program OTP of Waveform Setting The contents should be written into RA)           0         0         31         0         0         1         1         0         0         0         Program WS OTP         Program OTP of Waveform Setting The contents should be written into RA)           0         0         31         0         0         1         1         0         0         1         Load WS OTP           1         1         1         0 <t< td=""><td>0</td><td>0</td><td>2F</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>Status Bit Read</td><td>Read IC status Bit [POR 0x01]</td></t<>	0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
A [3]: [POR=0] A[2]: Busy flag [POR=0] A[2]: Busy flag [POR=0] C. Normal 1: BUSY A[1:0]: Chp: ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET. they need to be initiated by command 0x14 and command 0x15 respectively.           0         0         30         0         1         1         0         0         Program WS OTP         Program OTP of Waveform Setting The contents should be written into RAN before sending this command.           0         0         31         0         0         1         1         0         0         1         Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.           0         0         31         0         0         1         1         0         0         Program WS OTP         Program OTP of Waveform Setting The contents should be written into RAN before sending this command.           0         0         31         0         0         1         1         0         1         Load WS OTP         Load OTP of Waveform Setting The contents should be written into RAN before sending this command.           0         1         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A <td< td=""><td>1</td><td>1</td><td></td><td>0</td><td>0</td><td>A<sub>5</sub></td><td>A4</td><td>0</td><td>0</td><td>A<sub>1</sub></td><td>A<sub>0</sub></td><td></td><td>0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal</td></td<>	1	1		0	0	A <sub>5</sub>	A4	0	0	A <sub>1</sub>	A <sub>0</sub>		0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal
A [5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.           0         0         30         0         0         1         1         0         0         0         Program OTP of Waveform Setting The contents should be written into RAM before sending this command.           0         0         31         0         0         1         1         0         0         0         1         Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load OTP of Waveform Setting The contents should be written into RAM before sending this command.           0         0         31         0         0         1         Load WS OTP         Load OTP of Waveform Setting The contents should be written into RAM before sending this command.           0         1         Az													A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY
0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load WS OTP         Load OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         0         32         0         0         1         0         0         1         Decommand required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         1         Ar         Ae         As         Ae         At         Ao           0         1         Ar         Ae         As         Ae         At         Ao           0         1         Br         Be         Bs         Be         Bs         Be         Bo           0         1         Ar         Ae         As         Ae         Ar         Ao           0         1         I         I         I <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15</td></td<>													A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15
0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load WS OTP         Load OTP of Waveform Setting Operation.           0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         0         32         0         0         1         1         0         0         1         Load WS OTP         Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         1         Ar         Ae													
0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load OTP of Waveform Setting Operation.           0         0         31         0         0         1         1         0         0         1         Load WS OTP         Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail.           0         0         32         0         0         1         1         0         0         1         Refer to Register 0x22 for detail.           0         0         32         0         0         1         1         0         0         1         0           0         1         Ar         As	0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	The contents should be written into RAM
0         0         32         0         1         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         0         1         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0													Refer to Register 0x22 for detail. BUSY pad will output high during
0         0         32         0         1         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         0         1         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0		-								-			
0         0         32         0         0         1         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
0         0         32         0         0         1         1         0         1         0         1         0         1         0         1         0         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1													
0       1       A7       A6       A5       A4       A3       A2       A1       A0         0       1       B7       B6       B5       B4       B3       B2       B1       B0         0       1       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :													
0       1       A7       A6       A5       A4       A3       A2       A1       A0         0       1       B7       B6       B5       B4       B3       B2       B1       B0         0       1       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :							s						
0       1       Ar       A	0	0	32	0	0	1	1	0		1	0	Write LUT register	
0       1       B7       B6       B5       B4       B3       B2       B1       B0         0       1       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       :       : <td< td=""><td>0</td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td></td<>	0	-									-		
0       1       .              SETTING         0       0       34       0       0       1       1       0       1       0       0       CRC calculation       CRC calculation command For details, please refer to SSD1680 application note.         0       0       35       0       0       1       1       0       1       0       1         1       1       A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> A <sub>12</sub> A <sub>11</sub> A <sub>10</sub> A <sub>9</sub> A <sub>8</sub> CRC Status Read A[15:0] is the CRC read out value		-			B <sub>6</sub>		<b>B</b> 4				-		FR[n] and XON[nXY]
0       1       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .				:	:	:	:	:	:	:	:		
Image: style styl	0	1		•		•	•	•	•	•	•		SETTING
Image: style styl	0	0	24	0	0	4	4	0	4	0	<u> </u>		
0         0         35         0         0         1         1         0         1         0         1         0         1         CRC Status Read A[15:0] is the CRC read out value	0	0	34	0	0	1	1	0	1	0	0	CRC calculation	For details, please refer to SSD1680
1         1         A <sub>15</sub> A <sub>14</sub> A <sub>12</sub> A <sub>11</sub> A <sub>10</sub> A <sub>9</sub> A <sub>8</sub>													
1         1         A <sub>15</sub> A <sub>14</sub> A <sub>12</sub> A <sub>11</sub> A <sub>10</sub> A <sub>9</sub> A <sub>8</sub>	0	Ο	35	Ο	Ο	1	1	Λ	1	Ο	1	CRC Status Read	CRC Status Read
			55	-	-			-		-	-		
	•	•		- 11	- 10	- 10	· •+	. 10	2	1	0	l	I

		d Ta	1			-			·			
R/W#	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	07	0	0	4		0	4	4	4		
0	0	37	0	0	1	1	0	1	1	1	Option	Write Register for Display Option A[7] Spare VCOM OTP selection
0	1		A7 B7	0 B <sub>6</sub>	0	0 B4	0 B3	0	0	0		0: Default [POR]
0	1		Б7 С7	$D_6$	B <sub>5</sub> C <sub>5</sub>	Б4 С4	Б3 С3	B <sub>2</sub> C <sub>2</sub>	B <sub>1</sub> C <sub>1</sub>	B <sub>0</sub> C <sub>0</sub>		1: Spare
0	1		D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		B[7:0] Display Mode for WS[7:0]
0	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>		C[7:0] Display Mode for WS[15:8]
0	1		0	F <sub>6</sub>	0	0	_₀ F₃	<b>F</b> <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>		D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24]
0	1		G7	G <sub>6</sub>	G5	G4	G3	G <sub>2</sub>	G1	G <sub>0</sub>		F[3:0 Display Mode for WS[35:32]
0	1		H <sub>7</sub>	$H_6$	H₅	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>	]	0: Display Mode 1
0	1		<b>I</b> 7	<b>I</b> 6	<b>I</b> 5	<b>I</b> 4	I <sub>3</sub>	<b>I</b> 2	I <sub>1</sub>	lo		1: Display Mode 2
0	1		J7	$J_6$	$J_5$	J4	J <sub>3</sub>	J <sub>2</sub>	J <sub>1</sub>	J <sub>0</sub>		F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not suppor for Display Mode 1
	_			_	-			_	_			
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]
0 0	1		A7 B7	A <sub>6</sub> B <sub>6</sub>	A₅ B₅	A <sub>4</sub> B <sub>4</sub>	A <sub>3</sub> B <sub>3</sub>	A <sub>2</sub> B <sub>2</sub>	A <sub>1</sub> B <sub>1</sub>	A <sub>0</sub> B <sub>0</sub>	-	
0	1		D7 C7		C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	D1 C1	<b>C</b> <sub>0</sub>		Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D1	D <sub>0</sub>		
0	1		E7	E <sub>6</sub>	E <sub>5</sub>	E4	E <sub>3</sub>	E <sub>2</sub>	E1	E <sub>0</sub>		
0	1		F <sub>7</sub>	$F_6$	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>	•	
0	1		G7	G <sub>6</sub>	G5	G4	G <sub>3</sub>	G <sub>2</sub>	G1	G <sub>0</sub>		
0	1		H7	$H_6$	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H₀		
0	1		<b>I</b> 7	<b>I</b> 6	<b>I</b> 5	<b>I</b> 4	<b>I</b> 3	<b>I</b> 2	I <sub>1</sub>	lo		
0	1		$J_7$	$J_6$	$J_5$	$J_4$	J <sub>3</sub>	$J_2$	$J_1$	$J_0$		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1	00	0	0	0	0	0	0	A <sub>1</sub>	A <sub>0</sub>		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												Remark: User is required to EXACTLY follow the reference code sequences

SSD1680

Jun 2019

Comi	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border	waveform for VBD
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			[POR], set VBD as HIZ. ct VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and A[1:0]
												01	Fix Level,
												10	Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
												A [5:4] Fix Le	vel Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
												A[2] GS Tran	sition control
													S Transition control
													blow LUT
												(C	Output VCOM @ RED)
												1 Fc	bllow LUT
													ansition setting for VBD
												A[1:0] 00 11	VBD Transition
												00	LUTO
												01	LUT1
												10	LUT2
												11	LUT3
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LU	IT and
-	-	51						•				A[7:0]= 02h [	
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> 5	<b>A</b> <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		22h Norm	
												07h Sourc	ce output level keep
												previo	ous output before power off
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM O	Intion
0	1	-71	0	0	0	0	0	0	0	A <sub>0</sub>		A[0]= 0 [POR	
0	1		0	0	0	0	0	0	0	<b>~</b> 0			/ I corresponding to RAM0x24
													A corresponding to RAM0x26
		44	0	1	0	0	0	1	0	0	Set RAM X - address		tart/end positions of the
0	0				^	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>	Start / End position		ess in the X direction by an
0 0	0 1		0	0	<b>A</b> 5	<b>7</b> 4			-	D.	1	address unit	tor RAM
-	-		0 0	0 0	A5 B5	B4	B <sub>3</sub>	B <sub>2</sub>	B1	B <sub>0</sub>			
0	1						B <sub>3</sub>	B <sub>2</sub>	B1	<b>D</b> 0		A[5:0]: XSA[5	5:0], XStart. POR = 00h
0	1						B <sub>3</sub>	B <sub>2</sub>	B1	D0			5:0], XStart, POR = 00h 5:0], XEnd,  POR = 15h
0	1	AE	0	0	B <sub>5</sub>	B4					Sat Dam V. address	B[5:0]: XEA[5	5:0], XEnd, POR = 15h
0 0 0 0	1 1 0	45	0	0	B5 0	B4 0	0	1	0	1	Set Ram Y- address Start / End position	B[5:0]: XEA[5 Specify the st	5:0], XEnd, POR = 15h tart/end positions of the
0 0 0 0 0	1 1 0 1	45	0 0 A <sub>7</sub>	0 1 A <sub>6</sub>	B5 0 A5	B4 0 A4	0 A3	1 A2	0 A1	1 Ao	Set Ram Y- address Start / End position	B[5:0]: XEA[5 Specify the st	5:0], XEnd, POR = 15h tart/end positions of the ess in the Y direction by an
0 0 0 0 0 0	1 1 0 1 1	45	0 0 A <sub>7</sub> 0	0 1 A <sub>6</sub> 0	B5 0 A5 0	B4 0 A4 0	0 A <sub>3</sub> 0	1 A <sub>2</sub> 0	0 A <sub>1</sub> 0	1 A <sub>0</sub> A <sub>8</sub>		B[5:0]: XEA[5 Specify the st window addre address unit	5:0], XEnd, POR = 15h tart/end positions of the ess in the Y direction by an for RAM
0 0 0 0 0	1 1 0 1	45	0 0 A <sub>7</sub>	0 1 A <sub>6</sub>	B5 0 A5	B4 0 A4	0 A3	1 A2	0 A1	1 Ao		B[5:0]: XEA[5 Specify the st window addre address unit A[8:0]: YSA[8	5:0], XEnd, POR = 15h tart/end positions of the ess in the Y direction by an

Com	man	d Ta	ble												
R/W#				D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for	•		M for Rea	ular Pattern
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Regular Pattern	A[7:0] = 0			
												A[7]: The A[6:4]: Ste Step of al to Gate	ep Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
															) on according Width
												000	8	7(2.0) 100	128
												000	0 16	100	126
												010	32	110	NA
												010	64	111	NA
												BUSY pac operation.	d will outp		1
	0	47	0	4	0	0		4	4	4		A 4 - \ A /			
0	0	47	0 A7	1 A <sub>6</sub>	0 A5	0 A4	0	1 A2	1 A1	1 A0	Auto Write B/W RAM for Regular Pattern	Auto Write $A[7:0] = 0$		M for Reg	ular Pattern
U	I		~/	~0	~5	<b>~</b> 4		~2		~0		A[7]: The A[6:4]: Ste Step of al to Gate	1st step v ep Height, ter RAM ir	POR= 00 Y-direction	0 on according
												A[6:4]	Height		Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
												A[2:0]: Ste Step of al to Source	ter RAM ir		) on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	176
												010	32	110	NA
												011	64	111	NA
												During op high.	eration, B	USY pad v	will output

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X
0	1		0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	counter	address in the address counter (AC) A[5:0]: 00h [POR].
											-	
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y
0	1		A7	<b>A</b> <sub>6</sub>	<b>A</b> 5	<b>A</b> <sub>4</sub>	<b>A</b> <sub>3</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	counter	address in the address counter (AC)
0	1		0	0	0	0	0	0	0	A8		A[8:0]: 000h [POR].
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

## 8 COMMAND DESCRIPTION

## 8.1 Driver Output Control (01h)

This triple byte command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
PC	)R	0	0	1	1	1	1	1	1
W	1								MUX8
POR									1
W	1						GD	SM	TB
POR							0	0	0

MUX[8:0]: Specify number of lines for the driver: MUX[8:0] + 1. Multiplex ratio (MUX ratio) from 16 MUX to 296MUX.

#### GD: Selects the 1st output Gate

This bit is made to match the GATE layout connection on the panel. It defines the first scanning line.

SM: Change scanning order of gate driver.

When SM is set to 0, left and right interlaced is performed. When SM is set to 1, no splitting odd / even of the GATE signal is performed,

Output pin assignment sequence is shown as below (for 296 MUX ratio):

	SM=0	SM=0	SM=1	SM=1
Driver	GD=0	GD=1	GD=0	GD=1
G0	ROW0	ROW1	ROW0	ROW148
G1	ROW1	ROW0	ROW148	ROW0
G2	ROW2	ROW3	ROW1	ROW149
G3	ROW3	ROW2	ROW149	ROW1
:	:	:	:	:
G146	ROW146	ROW147	ROW73	ROW222
G147	ROW147	ROW146	ROW222	ROW73
G148	ROW148	ROW149	ROW74	ROW223
G149	ROW149	ROW148	ROW223	ROW74
:	:	:	:	:
G292	ROW292	ROW293	ROW146	ROW294
G293	ROW293	ROW292	ROW294	ROW146
G294	ROW294	ROW295	ROW147	ROW295
G295	ROW295	ROW294	ROW295	ROW147

See "Scan Mode Setting" on next page.

**TB**: Change scanning direction of gate driver.

This bit defines the scanning direction of the gate for flexible layout of signals in module either from up to down (TB

= 0) or from bottom to up (TB = 1).



Figure 8-1: Output pin assignment on different Scan Mode Setting

## 8.2 Gate Scan Start Position (0Fh)

R/W	DĊ	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
w	1	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
PC	POR		0	0	0	0	0	0	0
w	1	0	0	0	0	0	0	0	SCN8
POR		0	0	0	0	0	0	0	0

This command is to set Gate Start Position for determining the starting gate of display RAM by selecting a value from 0 to 295. Figure 8-2 shows an example using this command of this command when MUX ratio= 295 and MUX ratio= 148. "ROW" means the graphic display data RAM row.

Figure 8-2: Example of Set Display Start Line with no Remapping

F			
	MUX ratio (01h) = 127h	MUX ratio (01h) = 093h	MUX ratio (01h) = 095h
GATE Pin	Gate Start Position (0Fh)	Gate Start Position (0Fh)	Gate Start Position (0Fh)
	= 000h	= 000h	= 04Ah
G0	ROW0	ROW0	-
G1	ROW1	ROW1	-
G2	ROW2	ROW2	-
G3	ROW3	ROW3	-
:	:	:	:
:	:	:	:
G72	:	:	-
G73	:	:	-
G74	:	:	ROW74
G75	:	:	ROW75
:	:	:	:
:	:	:	:
G146	ROW146	ROW146	:
G147	ROW147	ROW147	:
G148	ROW148	-	:
G149	ROW149	-	:
:	:	:	:
G220			
G221			;
G222			ROW222
G223			ROW223
0220			
	· · ·		· ·
G292	ROW292	 _	
G293	ROW293		
G294	ROW294	-	-
G294 G295	ROW294	-	
9295	1000293	-	-
Display Example	SOLOMON SYSTECH		SOLOMON

#### 8.3 Data Entry Mode Setting (11h)

This command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
w	1						AM	ID1	ID0
PC	DR	0	0	0	0	0	0	1	1

**ID[1:0]:** The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

**AM**: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = "0", the address counter is updated in the X direction. When AM = "1", the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.



#### The pixel sequence is defined by the ID [0],

ID[1	1:0]="00"	ID[1:0]="01"
	lecrement	X: increment
Y: d	lecrement	Y: decrement
AM="0" X-mode	00,00h	V: decrement 00,00h 1,2,3,4 15,127h

## 8.4 Set RAM X - Address Start / End Position (44h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1				XSA4	XSA3	XSA2	XSA1	XSA0
POR		0	0	0	0	0	0	0	0
w	1				XEA4	XEA3	XEA2	XEA1	XEA0
POR		0	0	0	1	0	1	0	1

**XSA[4:0]/XEA[4:0]:** Specify the start/end positions of the window address in the X direction by 8 times address unit. Data is written to the RAM within the area determined by the addresses specified by XSA [4:0] and XEA [4:0]. These addresses must be set before the RAM write.

It allows on XEA [4:0]  $\boxtimes$ XSA [4:0]. The settings follow the condition on 00h  $\boxtimes$ XSA [4:0], XEA [4:0]  $\boxtimes$ 15h. The windows is followed by the control setting of Data Entry Setting (R11h)

## 8.5 Set RAM Y - Address Start / End Position (45h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
w	1	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0
PC	DR	0	0	0	0	0	0	0	0
w	1	0	0	0	0	0	0	0	YSA8
PC	DR	0	0	0	0	0	0	0	0
w	1	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0
PC	POR		0	1	0	0	1	1	1
w	1	0	0	0	0	0	0	0	YEA8
POR		0	0	0	0	0	0	0	1

**YSA[8:0]/YEA[8:0]:** Specify the start/end positions of the window address in the Y direction by an address unit. Data is written to the RAM within the area determined by the addresses specified by YSA [8:0] and YEA [8:0]. These addresses must be set before the RAM write.

It allows YEA [8:0]  $\boxtimes$  YSA [8:0]. The settings follow the condition on 00h  $\boxtimes$  YSA [8:0], YEA [8:0]  $\boxtimes$  127h. The windows is followed by the control setting of Data Entry Setting (R11h)

## 8.6 Set RAM Address Counter (4Eh-4Fh)

Reg#	R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
4Eh	w	1				XAD4	XAD3	XAD2	XAD1	XAD0
4611	POR		0	0	0	0	0	0	0	0
	W	1	YAD7	YAD6	YAD5	YAD4	YAD3	YAD2	YAD1	YAD0
	POR		0	0	0	0	0	0	0	0
4Fh	W	1								YAD8
	POR									0

**XAD[4:0]:** Make initial settings for the RAM X address in the address counter (AC). **YAD[8:0]:** Make initial settings for the RAM Y address in the address counter (AC).

After RAM data is written, the address counter is automatically updated according to the settings with AM, ID bits and setting for a new RAM address is not required in the address counter. Therefore, data is written consecutively without setting an address. The address counter is not automatically updated when data is read out from the RAM. RAM address setting cannot be made during the standby mode. The address setting should be made within the area designated with window addresses which is controlled by the Data Entry Setting (R11h) {AM, ID[1:0]}; RAM Address XStart / XEnd Position (R44h) and RAM Address Ystart /Yend Position (R45h). Otherwise undesirable image will be displayed on the Panel.

## 9 Operation Flow and Code Sequence

## 9.1 General operation flow to drive display panel



Figure 9-1: Operation flow to drive display panel

## 10 Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
Vcı	Logic supply voltage	-0.5 to +6.0	V
Vin	Logic Input voltage	-0.5 to V <sub>DDIO</sub> +0.5	V
Vout	Logic Output voltage	-0.5 to V <sub>DDIO</sub> +0.5	V
Topr	Operation temperature range	-40 to +85	°C
Tstg	Storage temperature range	-65 to +150	°C

#### Table 10-1 : Maximum Ratings

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{CI}$  be constrained to the range  $V_{SS} < V_{CI}$ . Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DDIO}$ ). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## **11 Electrical Characteristics**

The following specifications apply for: VSS=0V, VCI=3.0V, VDD=1.8V, T<sub>OPR</sub>=25°C.

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Vcı	VCI operation voltage	VCI		2.2	3.0	3.7	V
Vdd	VDD operation voltage	VDD		1.7	1.8	1.9	V
V <sub>COM_DC</sub>	VCOM_DC output voltage	VCOM		-3.0		-0.2	V
dV <sub>сом_D</sub> с	VCOM_DC output voltage deviation	VCOM		-200		200	mV
Vсом_ас	VCOM_AC output voltage	VCOM		V <sub>SL</sub> + V <sub>COM_DC</sub>	Vсом_dс	V <sub>SH1</sub> + V <sub>COM_DC</sub>	V
Vgate	Gate output voltage	G0~G295		-20		+20	V
V <sub>GATE(p-p)</sub>	Gate output peak to peak voltage	G0~G295				40	V
V <sub>SH1</sub>	Positive Source output voltage	VSH1		+2.4	+15	+17	V
dV <sub>SH1</sub>	VSH1 output voltage	VSH1	From 2.4V to 8.8V	-100		100	mV
	deviation		From 9.0V to 17V	-200		200	mV
V <sub>SH2</sub>	Positive Source output voltage	VSH2		+2.4	+5	+17	V
dV <sub>SH2</sub>	VSH2 output voltage	VSH2	From 2.4V to 8.8V	-100		100	mV
	deviation		From 9.0V to 17V	-200		200	mV
V <sub>SL</sub>	Negative Source output voltage	VSL		-17	-15	-9	V
dVs∟	VSL output voltage deviation	VSL		-200		200	mV
V <sub>IH</sub>	High level input voltage	SDA, SCL, CS#, D/C#, RES#, BS1,		0.8VDDIO			V
VIL	Low level input voltage	M/S#, CL				0.2VDDIO	V
Vон	High level output voltage	SDA, BUSY, CL	IOH = -100uA	0.9VDDIO			V
V <sub>OL</sub>	Low level output voltage	]	IOL = 100uA			$0.1V_{\text{DDIO}}$	V
V <sub>PP</sub>	OTP Program voltage	VPP		7.25	7.5	7.75	V

#### Table 11-1: DC Characteristics

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Islp_VCI	Sleep mode current	VCI	- DC/DC off - No clock - No output load - MCU interface access - RAM data access		20	35	uA
ldslp_VCI1	Current of deep sleep mode 1	VCI	<ul> <li>DC/DC off</li> <li>No clock</li> <li>No output load</li> <li>No MCU interface access</li> <li>Retain RAM data but cannot access the RAM</li> </ul>		1	3	uA
Idslp_VCI2	Current of deep sleep mode 2	VCI	<ul> <li>DC/DC off</li> <li>No clock</li> <li>No output load</li> <li>No MCU interface access</li> <li>Cannot retain RAM data</li> </ul>		0.7	3	uA
lopr_VCl	Operating Mode current	VCI	VCI=3.0V		1000		uA
V <sub>GH</sub>	Operating Mode Output Voltage	VGH	Enable Clock and Analog by Master Activation Command	19.5	20	20.5	V
V <sub>SH1</sub>		VSH1	VGH=20V VGL=-VGH	14.8	15	15.2	V
V <sub>SH2</sub>		VSH2	VSH1=15V VSH2=5V	4.9	5	5.1	V
Vsl		VSL	VSL=-15V VCOM = -2V	-15.2	-15	-14.8	V
V <sub>COM</sub>		VCOM	No waveform transitions. No loading. No RAM read/write No OTP read /write	-2.2	-2	-1.8	V

#### Table 11-2: Regulators Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
IVSH	VSH1 current	VSH1 = +15V	VSH1			800	uA
IVSH1	VSH2 current	VSH2 = +5V	VSH2			800	uA
IVSL	VSL current	VSL = -15V	VSL			800	uA
IVCOM	VCOM current	VCOM = -2V	VCOM			100	uA

## **12 AC Characteristics**

## **12.1 Serial Peripheral Interface**

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF

Table 12-1 : Serial Peripheral Interface Timing Characteristics

#### Write mode

Parameter	Min	Тур	Max	Unit
SCL frequency (Write Mode)			20	MHz
Time CS# has to be low before the first rising edge of SCLK	60			ns
Time CS# has to remain low after the last falling edge of SCLK	65			ns
Time CS# has to remain high between two transfers	100			ns
Part of the clock period where SCL has to remain high	25			ns
Part of the clock period where SCL has to remain low	25			ns
Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns
	SCL frequency (Write Mode)         Time CS# has to be low before the first rising edge of SCLK         Time CS# has to remain low after the last falling edge of SCLK         Time CS# has to remain high between two transfers         Part of the clock period where SCL has to remain high         Part of the clock period where SCL has to remain low         Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	SCL frequency (Write Mode)60Time CS# has to be low before the first rising edge of SCLK60Time CS# has to remain low after the last falling edge of SCLK65Time CS# has to remain high between two transfers100Part of the clock period where SCL has to remain high25Part of the clock period where SCL has to remain low25Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL10	SCL frequency (Write Mode)SCL frequency (Write Mode)Time CS# has to be low before the first rising edge of SCLK60Time CS# has to remain low after the last falling edge of SCLK65Time CS# has to remain high between two transfers100Part of the clock period where SCL has to remain high25Part of the clock period where SCL has to remain low25Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL10	SCL frequency (Write Mode)20Time CS# has to be low before the first rising edge of SCLK60Time CS# has to remain low after the last falling edge of SCLK65Time CS# has to remain high between two transfers100Part of the clock period where SCL has to remain high25Part of the clock period where SCL has to remain low25Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL10

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tсsніgн	Time CS# has to remain high between two transfers	250			ns
tsclhigh	Part of the clock period where SCL has to remain high	180			ns
tscllow	Part of the clock period where SCL has to remain low	180			ns
t <sub>sosu</sub>	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
t <sub>SOHLD</sub>	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

#### Figure 12-1: SPI timing diagram



## **13 Application Circuit**

#### Figure 13-1: Schematic of SSD1680 application circuit



Table 13-1: Component list for SSD1680 application circuit

Part Name	Value	Requirements/Reference Part
C0-C1	1uF	X5R/X7R; Voltage Rating : 6V or 25V
C2-C7	1uF	0402/0603/0805; X5R/X7R; Voltage Rating : 25V
C8	0.47uF, 1uF	0603/0805; X7R; Voltage Rating : 25V Note: Effective capacitance > 0.25uF @ 18V DC bias
R1	2.2 ohm	0402, 0603, 0805; 1% variation, <i>≥</i> 0.05W
D1-D3	Diode	MBR0530 1) Reverse DC voltage <i>≷</i> 30V 2) lo <i>≷</i> 500mA 3) Forward voltage ⊠430mV
Q1	NMOS	<ul> <li>Si1304BDL/NX3008NBK</li> <li>1) Drain-Source breakdown voltage ≥30V</li> <li>2) Vgs(th) = 0.9V (Typ), 1.3V (Max)</li> <li>3) Rds on ⊠2.1⊠@ Vgs = 2.5V</li> </ul>
L1	47uH	CDRH2D18 / LDNP-470NC lo= 500mA (Max)
U1	0.5mm ZIF socket	24pins, 0.5mm pitch

#### Remarks:

- 1) The recommended component value and reference part in Table 13-1 is subject to change depending on panel loading.
- 2) Customer is required to review if the selected component value and part is suitable for their application.

## 14 Package Information

## 14.1 Die Tray Dimensions for SSD1680Z



#### Figure 14-1 : SSD1680Z die tray information (unit: mm)

Jun 2019

Symbol	Spec(mm)
W1	101.60±0.10
W2	91.55±0.10
W3	91.85±0.10
Н	4.55±0.10
Dx	11.25±0.10
TPx	79.10±0.10
Dy	7.60±0.10
ТРу	86.40±0.10
Рx	11.30±0.05
Ру	2.70±0.05
Х	9.661±0.05
Y	1.125±0.05
Z	0.40±0.05
Ν	264(pocket number)

## 14.2 Die Tray Dimensions for SSD1680Z8



#### Figure 14-2 : SSD1680Z8 die tray information (unit: mm)

Symbol	Spec (mm)
W1	101.60±0.10
W2	91.55±0.10
W3	91.75±0.10
Н	4.55±0.10
Px	11.20±0.05
Ру	2.70±0.05
Dx	11.60±0.05
TPx	78.40±0.10
Dy	7.60±0.05
TPy	86.40±0.10
Х	9.661±0.05
Y	1.125±0.05
Ζ	0.40±0.05
X1	9.661±0.05
Y1	1.125±0.05
Z1	0.35±0.05
Ν	8x33=264 (pocket number)

ħ

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard GB/T 26572-2011 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子电器产品中限用物質的限用要求)". Hazardous Substances test report is available upon request.